A 1.6-to-3.0-GHz Fractional-${N}$ MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power

2019 ◽  
Vol 54 (11) ◽  
pp. 3149-3160 ◽  
Author(s):  
Alessio Santiccioli ◽  
Mario Mercandelli ◽  
Andrea L. Lacaita ◽  
Carlo Samori ◽  
Salvatore Levantino
Keyword(s):  
Reduction Technique ◽  
Range Reduction

A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO

2021 ◽  
pp. 1-1
Author(s):  
Wanghua Wu ◽  
Chih-Wei Yao ◽  
Chengkai Guo ◽  
Pei-Yuan Chiang ◽  
Lei Chen ◽  
...  
Keyword(s):  
Reduction Technique ◽  
Range Reduction ◽  
Low Jitter ◽  
Dual Core

Effect of Bypass Capacitor in Common-mode Noise Reduction Technique for Automobile PCB

2010 ◽  
Vol 130 (5) ◽  
pp. 479-480
Author(s):  
Takanori Uno ◽  
Kouji Ichikawa ◽  
Yuichi Mabuchi ◽  
Atushi Nakamura
Keyword(s):  
Noise Reduction ◽  
Reduction Technique ◽  
Common Mode ◽  
Noise Reduction Technique

An Approach for Practical Use of Common-Mode Noise Reduction Technique for In-Vehicle Electronic Equipment

2010 ◽  
Vol E93-B (7) ◽  
pp. 1788-1796 ◽  
Author(s):  
Takanori UNO ◽  
Kouji ICHIKAWA ◽  
Yuichi MABUCHI ◽  
Atsushi NAKAMURA ◽  
Yuji OKAZAKI ◽  
...  
Keyword(s):  
Noise Reduction ◽  
Reduction Technique ◽  
Electronic Equipment ◽  
Common Mode ◽  
Noise Reduction Technique
Sign in / Sign up

Export Citation Format

Share Document