Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning

Author(s):  
Jin-Tai Yan ◽  
Chao-Hung Lu ◽  
Chia-Wei Wu
Sign in / Sign up

Export Citation Format

Share Document