A Gradient Descent Bias Optimizer for Oscillator Phase Noise Reduction Demonstrated in 45nm and 32nm SOI CMOS
Keyword(s):
Keyword(s):
Keyword(s):
1999 ◽
Vol 2
(2)
◽
pp. 375-383
Keyword(s):
Keyword(s):