High-Level verifiable data-path Synthesis for DSP systems

2012 20th Signal Processing and Communications Applications Conference (SIU) ◽

10.1109/siu.2012.6204710 ◽

2012 ◽

Author(s):

Ender Culha ◽

Gorker Alp Malazgirt ◽

I. Faik Baskaya ◽

Alper Sen ◽

Arda Yurdakul

Keyword(s):

Data Path ◽

Dsp Systems ◽

Download Full-text

High-level data path synthesis for built-in self-test designs

2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233) ◽

10.1109/pacrim.2001.953577 ◽

2002 ◽

Author(s):

Laurence Tainruo Yang ◽

J. Muzio

Keyword(s):

Data Path ◽

Self Test ◽

Built In Self Test ◽

Download Full-text

A Verifiable High Level Data Path Synthesis Framework

2012 15th Euromicro Conference on Digital System Design ◽

10.1109/dsd.2012.16 ◽

2012 ◽

Author(s):

Gorker Alp Malazgirt ◽

Ender Culha ◽

Alper Sen ◽

Faik Baskaya ◽

Arda Yurdakul

Keyword(s):

Data Path ◽

Download Full-text

Library-adaptively integrated data path synthesis for DSP systems

Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93 ◽

10.1109/iccd.1993.393348 ◽

2002 ◽

Author(s):

J.-M. Jou ◽

S.-R. Kuang

Keyword(s):

Data Path ◽

Dsp Systems ◽

Download Full-text

Testability analysis in high level data path synthesis

Journal of Electronic Testing ◽

10.1007/bf00971939 ◽

1993 ◽

Vol 4 (1) ◽

pp. 43-56 ◽

Author(s):

Johannes Steensma ◽

Werner Geurts ◽

Francky Catthoor ◽

Hugo De Man

Keyword(s):

Data Path ◽

Testability Analysis ◽

Download Full-text

SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2011.2106851 ◽

2011 ◽

Vol 30 (6) ◽

pp. 829-840 ◽

Author(s):

Shahin Golshan ◽

Hessam Kooti ◽

Elaheh Bozorgzadeh

Keyword(s):

Data Path ◽

Layout Generation ◽

Download Full-text

An evolutionary approach for data path synthesis

2000 Canadian Conference on Electrical and Computer Engineering. Conference Proceedings. Navigating to a New Era (Cat. No.00TH8492) ◽

10.1109/ccece.2000.849734 ◽

2002 ◽

Author(s):

H.M. Harmanani ◽

R. Saliba

Keyword(s):

Evolutionary Approach ◽

Data Path ◽

Download Full-text

An approach for redesigning in data path synthesis

Proceedings of the 30th international on Design automation conference - DAC '93 ◽

10.1145/157485.164958 ◽

1993 ◽

Author(s):

Christos Papachristou ◽

Haidar Harmanani ◽

Mehrdad Nourani

Keyword(s):

Data Path ◽

Download Full-text

A high-level data path allocation algorithm based on BIST testability metrics

The 14th International Conference on Microelectronics, ◽

10.1109/icm-02.2002.1161537 ◽

2004 ◽

Author(s):

L. Tianruo Yang ◽

J. Muzio

Keyword(s):

Data Path ◽

Allocation Algorithm ◽

Download Full-text

Pipeline data path synthesis of fault-tolerant microarchitectures

[1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems ◽

10.1109/mwscas.1992.271059 ◽

2003 ◽

Author(s):

R. Karri ◽

A. Orailoglu

Keyword(s):

Fault Tolerant ◽

Data Path ◽

Download Full-text

Exploiting test resource optimization in data path synthesis for BIST

Proceedings Ninth Great Lakes Symposium on VLSI ◽

10.1109/glsv.1999.757451 ◽

2003 ◽

Author(s):

Xiaowei Li ◽

P.Y.S. Cheung

Keyword(s):

Resource Optimization ◽

Data Path ◽

Download Full-text