A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme

2011 ◽  
Vol 19 (1) ◽  
pp. 165-170 ◽  
Author(s):  
Hsuan-Jung Hsu ◽  
Shi-Yu Huang
Keyword(s):  
Digital Filter ◽  
Low Jitter

Optimal Digital Filter with Low Jitter for CCD sensor

2021 ◽  
Author(s):  
Lucas Martin Becerra ◽  
Guillermo Fernandez Moroni ◽  
Miguel Sofo Haro ◽  
Fernando Chierchie ◽  
Claudio Chavez
Keyword(s):  
Digital Filter ◽  
Ccd Sensor ◽  
Low Jitter

Development of structural model of digital filter

2018 ◽  
pp. 72-77
Author(s):  
M.A. Petrosyan ◽  
◽  
A.Y. Bekmeshov ◽  
A.V. Kapitanov ◽  
◽  
...  
Keyword(s):  
Digital Filter ◽  
Structural Model

A bang-bang PLL employing dynamic gain control for low jitter and fast lock times

2006 ◽  
Vol 49 (2) ◽  
pp. 131-140 ◽  
Author(s):  
Michael J. Chan ◽  
Adam Postula ◽  
Yong Ding ◽  
Lech Jozwiak
Keyword(s):  
Gain Control ◽  
Low Jitter ◽  
Dynamic Gain
Sign in / Sign up

Export Citation Format

Share Document