FPGA Implementation Of VM-CSA Fir Filter With Reduced Area And Delay Using Optimal Designs

International Journal of Engineering Trends and Technology ◽

10.14445/22315381/ijett-v69i9p224 ◽

2021 ◽

Vol 69 (9) ◽

pp. 203-211

Author(s):

Arunjyothi Eddla ◽

Jayasree Pappu VY

Keyword(s):

Fpga Implementation ◽

Optimal Designs

Download Full-text

Design of FIR Filter for Efficient FPGA Implementation

i-manager’s Journal on Electronics Engineering ◽

10.26634/jele.5.3.3392 ◽

2015 ◽

Vol 5 (3) ◽

pp. 1-10

Author(s):

S. V. Padmajarani ◽

◽

M. Muralidhar ◽

Keyword(s):

Fpga Implementation

Download Full-text

Synthesis of FIR Filter using ADC-DAC: A FPGA Implementation

2019 IEEE International Conference on Clean Energy and Energy Efficient Electronics Circuit for Sustainable Development (INCCES) ◽

10.1109/incces47820.2019.9167696 ◽

2019 ◽

Author(s):

R. Raja Sudharsan

Keyword(s):

Fpga Implementation

Download Full-text

FPGA Implementation of Reconfigurable FIR Filter using Carry Bypass Adder

IJARCCE ◽

10.17148/ijarcce.2018.7119 ◽

2018 ◽

Vol 7 (11) ◽

pp. 46-51

Author(s):

Shaik Rizwan ◽

Shaik Rasool

Keyword(s):

Fpga Implementation

Download Full-text

FPGA implementation of efficient FIR Filter with quantized fixedpoint coefficients

2013 International Conference on Emerging Trends in Communication, Control, Signal Processing and Computing Applications (C2SPCA) ◽

10.1109/c2spca.2013.6749406 ◽

2013 ◽

Author(s):

Santosh Bhalke ◽

Manjula B.M. ◽

Chirag Sharma

Keyword(s):

Fpga Implementation

Download Full-text

FPGA implementation of a FIR filter using residue arithmetic

Proceedings of the IEEE 1996 National Aerospace and Electronics Conference NAECON 1996 ◽

10.1109/naecon.1996.517659 ◽

2002 ◽

Author(s):

G. Loonawat ◽

R.E. Siferd

Keyword(s):

Fpga Implementation ◽

Residue Arithmetic

Download Full-text

The design of FIR filter base on improved DA algorithm and its FPGA implementation

2010 The 2nd International Conference on Computer and Automation Engineering (ICCAE) ◽

10.1109/iccae.2010.5451677 ◽

2010 ◽

Author(s):

Shunwen Xiao ◽

Yajun Chen ◽

Peng Luo

Keyword(s):

Fpga Implementation ◽

Download Full-text

Low Power FPGA Implementation of a Transposed Form FIR Filter with Differential Input Technique

International Journal of Computer Applications ◽

10.5120/ijca2016909733 ◽

2016 ◽

Vol 142 (4) ◽

pp. 1-4 ◽

Author(s):

Karim Shahbazi ◽

Amir Kazemi ◽

Alireza Hassanzadeh ◽

Mohammad Emadi

Keyword(s):

Low Power ◽

Fpga Implementation ◽

Differential Input

Download Full-text

Efficient FPGA Implementation of FIR Filter Using Distributed Arithmetic

Lecture Notes in Electrical Engineering - Energy Systems, Drives and Automations ◽

10.1007/978-981-15-5089-8_14 ◽

2020 ◽

pp. 151-160

Author(s):

Debarshi Datta ◽

Himadri Sekhar Dutta

Keyword(s):

Fpga Implementation ◽

Distributed Arithmetic

Download Full-text

FPGA Implementation of FIR Filter Design Based on Novel Vedic Multiplier

International Review on Modelling and Simulations (IREMOS) ◽

10.15866/iremos.v12i2.16322 ◽

2019 ◽

Vol 12 (2) ◽

pp. 66

Author(s):

Salah H. Alkurwy ◽

Saad M. Al-Azawi ◽

Noor A. Al Darraji

Keyword(s):

Filter Design ◽

Fpga Implementation ◽

Vedic Multiplier ◽

Fir Filter Design

Download Full-text

Low power FIR filter FPGA implementation based on distributed arithmetic and residue number system

Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257) ◽

10.1109/mwscas.2001.986125 ◽

2002 ◽

Author(s):

Wei Wang ◽

M.N.S. Swamy ◽

M.O. Ahmad

Keyword(s):

Low Power ◽

Number System ◽

Residue Number System ◽

Fpga Implementation ◽

Distributed Arithmetic ◽

Download Full-text