Low power FIR filter FPGA implementation based on distributed arithmetic and residue number system
Keyword(s):
Keyword(s):
Keyword(s):
2012 ◽
Vol 39
(5)
◽
pp. 1-4
◽
Keyword(s):
2012 ◽
Vol 9
(3)
◽
pp. 325-342
◽
Keyword(s):
Keyword(s):
2014 ◽
Vol 1
(1)
◽
pp. 1-6
◽
Keyword(s):