2003 Design, Automation and Test in Europe Conference and Exhibition
Latest Publications

TOTAL DOCUMENTS

308

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc

0769518702

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

EBIST: a novel test generator with built-in fault detection capability

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253612 ◽

2005 ◽

Cited By ~ 3

Author(s):

D.K. Pradhan ◽

Chunsheng Liu ◽

K. Chakraborty

Keyword(s):

Fault Detection ◽

Detection Capability

Download Full-text

Synthesis of CMOS analog cells using AMIGO

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253845 ◽

2005 ◽

Cited By ~ 2

Author(s):

R. Iskander ◽

M. Dessouky ◽

M. Aly ◽

M. Magdy ◽

N. Hassan ◽

...

Download Full-text

Fast evaluation of protocol processor architectures for IPv6 routing

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253822 ◽

2005 ◽

Cited By ~ 2

Author(s):

J. Lilius ◽

D. Truscan ◽

S. Virtanen

Keyword(s):

Fast Evaluation ◽

Processor Architectures

Download Full-text

A top-down microsystems design methodology and associated challenges

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253844 ◽

2005 ◽

Cited By ~ 6

Author(s):

M.S. McCorquodale ◽

F.H. Gebara ◽

K.L. Kraver ◽

E.D. Marsman ◽

R.M. Senger ◽

...

Keyword(s):

Design Methodology ◽

Top Down

Download Full-text

Exact high level WCET analysis of synchronous programs by symbolic state space exploration

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253608 ◽

2005 ◽

Cited By ~ 3

Author(s):

G. Logothetis ◽

K. Schneider

Keyword(s):

State Space ◽

Space Exploration ◽

Wcet Analysis ◽

High Level ◽

State Space Exploration

Download Full-text

A proposal for transaction-level verification with component wrapper language

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253810 ◽

2005 ◽

Cited By ~ 9

Author(s):

K. Ara ◽

K. Suzuki

Keyword(s):

Transaction Level

Download Full-text

A new simulation technique for periodic small-signal analysis

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253615 ◽

2005 ◽

Author(s):

M.M. Gourary ◽

S.G. Rusakov ◽

S.L. Ulyanov ◽

M.M. Zharov

Keyword(s):

Signal Analysis ◽

Simulation Technique ◽

Small Signal ◽

Small Signal Analysis

Download Full-text

System level design of embedded controllers: knock detection, a case study in the automotive domain

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253834 ◽

2005 ◽

Author(s):

L. Mangeruca ◽

A. Ferrari ◽

A. Sangiovanni-Vincentelli ◽

A. Pierantoni ◽

M. Pennese

Keyword(s):

System Level ◽

System Level Design ◽

Knock Detection ◽

Level Design

Download Full-text

Qualifying precision of abstract SystemC models using the SystemC verification standard

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253811 ◽

2005 ◽

Author(s):

F. Carbognani ◽

C.K. Lennard ◽

C.N. Ip ◽

A. Cochrane ◽

P. Bates

Download Full-text

Estimation of bus performance for a tuplespace in an embedded architecture

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253827 ◽

2005 ◽

Cited By ~ 2

Author(s):

N. Drago ◽

F. Fummi ◽

M. Monguzzi ◽

G. Perbellini ◽

M. Poncino

Keyword(s):

Embedded Architecture

Download Full-text

2003 Design, Automation and Test in Europe Conference and ExhibitionLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc

EBIST: a novel test generator with built-in fault detection capability

Synthesis of CMOS analog cells using AMIGO

Fast evaluation of protocol processor architectures for IPv6 routing

A top-down microsystems design methodology and associated challenges

Exact high level WCET analysis of synchronous programs by symbolic state space exploration

A proposal for transaction-level verification with component wrapper language

A new simulation technique for periodic small-signal analysis

System level design of embedded controllers: knock detection, a case study in the automotive domain

Qualifying precision of abstract SystemC models using the SystemC verification standard

Estimation of bus performance for a tuplespace in an embedded architecture

2003 Design, Automation and Test in Europe Conference and Exhibition
Latest Publications