Proceedings. 16th IEEE Symposium on Computer Arithmetic
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc

0769520421

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Hybrid BIST time minimization for core-based systems with STUMPS architecture

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250116 ◽

2004 ◽

Cited By ~ 12

Author(s):

G. Jervan ◽

P. Eles ◽

Z. Peng ◽

R. Ubar ◽

M. Jenihhin

Keyword(s):

Time Minimization

Download Full-text

Dependability analysis using a fault injection tool based on synthesizability of HDL models

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250147 ◽

2004 ◽

Cited By ~ 44

Author(s):

H.R. Zarandi ◽

S.G. Miremadi ◽

A. Ejlali

Keyword(s):

Fault Injection ◽

Dependability Analysis

Download Full-text

Regressive testing for system-on-chip with unknown-good-yield

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250136 ◽

2004 ◽

Cited By ~ 1

Author(s):

N.-J. Park ◽

B. Jin ◽

K.M. George ◽

N. Park ◽

M. Choi

Keyword(s):

Good Yield ◽

System On Chip ◽

On Chip

Download Full-text

Error detection in signed digit arithmetic circuit with parity checker [adder example]

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250137 ◽

2004 ◽

Cited By ~ 8

Author(s):

G.C. Cardarilli ◽

M. Ottavi ◽

S. Pontarelli ◽

M. Re ◽

A. Salsano

Keyword(s):

Error Detection ◽

Arithmetic Circuit ◽

Parity Checker

Download Full-text

Array codes correcting a cluster of unidirectional errors for two-dimensional matrix symbols [identification technology]

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250118 ◽

2004 ◽

Author(s):

H. Kaneko ◽

E. Fujiwara

Keyword(s):

Two Dimensional ◽

Array Codes ◽

Dimensional Matrix

Download Full-text

An integrated fault-tolerant design framework for VLIW processors

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250155 ◽

2004 ◽

Cited By ~ 8

Author(s):

Yung-Yuan Chen ◽

Shi-Jinn Horng ◽

Hung-Chuan Lai

Keyword(s):

Fault Tolerant ◽

Design Framework ◽

Vliw Processors ◽

Fault Tolerant Design

Download Full-text

Embedded compact deterministic test for IP-protected cores

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250151 ◽

2004 ◽

Cited By ~ 1

Author(s):

A.B. Kinsman ◽

J.I. Hewitt ◽

N. Nicolici

Download Full-text

SIED: software implemented error detection

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250159 ◽

2004 ◽

Cited By ~ 16

Author(s):

B. Nicolescu ◽

Y. Savaria ◽

R. Velazco

Keyword(s):

Error Detection

Download Full-text

An FFT approximation technique suitable for on-chip generation and analysis of sinusoidal signals

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250132 ◽

2004 ◽

Cited By ~ 19

Author(s):

J.M. Emmert ◽

J.A. Cheatham ◽

Badhri Jagannathan ◽

Sandeep Umarani

Keyword(s):

Approximation Technique ◽

Sinusoidal Signals ◽

On Chip

Download Full-text

Fault tolerant Hopfield associative memory on torus

Proceedings. 16th IEEE Symposium on Computer Arithmetic ◽

10.1109/dftvs.2003.1250133 ◽

2004 ◽

Cited By ~ 1

Author(s):

R.A. Ayoubi ◽

H.A. Ziade ◽

M.A. Bayoumi

Keyword(s):

Associative Memory ◽

Fault Tolerant

Download Full-text

Proceedings. 16th IEEE Symposium on Computer ArithmeticLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc

Hybrid BIST time minimization for core-based systems with STUMPS architecture

Dependability analysis using a fault injection tool based on synthesizability of HDL models

Regressive testing for system-on-chip with unknown-good-yield

Error detection in signed digit arithmetic circuit with parity checker [adder example]

Array codes correcting a cluster of unidirectional errors for two-dimensional matrix symbols [identification technology]

An integrated fault-tolerant design framework for VLIW processors

Embedded compact deterministic test for IP-protected cores

SIED: software implemented error detection

An FFT approximation technique suitable for on-chip generation and analysis of sinusoidal signals

Fault tolerant Hopfield associative memory on torus

Proceedings. 16th IEEE Symposium on Computer Arithmetic
Latest Publications