Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0769520197

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A comparative analysis of power and energy management techniques in real embedded applications

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262777 ◽

2004 ◽

Author(s):

P.M. Kogge ◽

A. Rodrigues ◽

J. Namkung ◽

N. Aranki ◽

N.B. Toomarian ◽

...

Keyword(s):

Comparative Analysis ◽

Energy Management ◽

Management Techniques ◽

Power And Energy ◽

Embedded Applications

Download Full-text

Design and evaluation of a fault-tolerant adaptive router for parallel computers

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262787 ◽

2004 ◽

Cited By ~ 1

Author(s):

T. Yoshinaga ◽

H. Hosogoshi ◽

M. Sowa

Keyword(s):

Fault Tolerant ◽

Parallel Computers

Download Full-text

Spec-all: aggressive read/write access speculation method for DSM systems

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262789 ◽

2004 ◽

Author(s):

F. Furukawa ◽

K. Ootsu ◽

T. Yokota ◽

T. Baba

Download Full-text

Unrolling shape for out-of-order processors

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262786 ◽

2004 ◽

Author(s):

S. Hiroyuki

Download Full-text

A new practical array data dependence analysis for parallelizing compilers

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262785 ◽

2004 ◽

Author(s):

M. Mineo ◽

T. Uehara ◽

S. Saito ◽

Y. Kunieda

Keyword(s):

Data Dependence ◽

Dependence Analysis ◽

Parallelizing Compilers ◽

Array Data ◽

Data Dependence Analysis

Download Full-text

Multigrain parallel processing on OSCAR CMP

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262783 ◽

2004 ◽

Cited By ~ 5

Author(s):

K. Kimura ◽

T. Kodaka ◽

M. Obata ◽

H. Kasahara

Keyword(s):

Parallel Processing

Download Full-text

Fast context switching by hierarchical task allocation and reconfigurable cache

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262779 ◽

2004 ◽

Cited By ~ 6

Author(s):

K. Tanaka

Keyword(s):

Task Allocation ◽

Context Switching ◽

Reconfigurable Cache

Download Full-text

Latency tolerant branch predictors

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262780 ◽

2004 ◽

Cited By ~ 6

Author(s):

O.J. Santana ◽

A. Ramirez ◽

M. Valero

Download Full-text

Prototyping on using a DIMM slot as a high-performance I/O interface

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262788 ◽

2004 ◽

Cited By ~ 2

Author(s):

N. Tanabe ◽

J. Yamamoto ◽

T. Kudoh ◽

Y. Hamada ◽

A. Mitsuhashi ◽

...

Keyword(s):

High Performance

Download Full-text

Correlation-based critical path predictors for low power microprocessors

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003 ◽

10.1109/iwia.2003.1262778 ◽

2004 ◽

Cited By ~ 1

Author(s):

A. Chiyonobu ◽

T. Sato ◽

I. Arita

Keyword(s):

Low Power ◽

Critical Path

Download Full-text

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A comparative analysis of power and energy management techniques in real embedded applications

Design and evaluation of a fault-tolerant adaptive router for parallel computers

Spec-all: aggressive read/write access speculation method for DSM systems

Unrolling shape for out-of-order processors

A new practical array data dependence analysis for parallelizing compilers

Multigrain parallel processing on OSCAR CMP

Fast context switching by hierarchical task allocation and reconfigurable cache

Latency tolerant branch predictors

Prototyping on using a DIMM slot as a high-performance I/O interface

Correlation-based critical path predictors for low power microprocessors

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003
Latest Publications