ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
[1992] Proceedings The European Conference on Design Automation
Latest Publications
TOTAL DOCUMENTS
94
(FIVE YEARS 0)
H-INDEX
14
(FIVE YEARS 0)
Published By IEEE Comput. Soc. Press
0818626453
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Energy minimization based delay testing
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205939
◽
2003
◽
Cited By ~ 17
Author(s):
S.T. Chakradhar
◽
M.A. Iyer
◽
V.D. Agrawal
Keyword(s):
Energy Minimization
◽
Delay Testing
Download Full-text
An automatic layout generator for analog circuits
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205989
◽
2003
◽
Cited By ~ 19
Author(s):
J.D. Conway
◽
G.G. Schrooten
Keyword(s):
Analog Circuits
◽
Automatic Layout
Download Full-text
Solving the path sensitization problem in linear time
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205959
◽
2003
◽
Cited By ~ 3
Author(s):
P. Altenbernd
◽
J. Strathaus
Keyword(s):
Linear Time
◽
Path Sensitization
Download Full-text
A new approach for checking the unique state coding property of signal transition graphs
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205945
◽
2003
◽
Cited By ~ 2
Author(s):
Meng-Lin Yu
◽
P.A. Subrahmanyam
Keyword(s):
New Approach
◽
Transition Graphs
Download Full-text
Flow-a concurrent methodology manager
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205885
◽
2003
◽
Cited By ~ 2
Author(s):
Y. Kashai
Download Full-text
Accurate delay models for ECL logic synthesis
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205901
◽
2003
◽
Author(s):
R. Makowitz
◽
A. Wild
Keyword(s):
Logic Synthesis
◽
Delay Models
Download Full-text
Improved port assignment on channel boundaries
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205949
◽
2003
◽
Cited By ~ 1
Author(s):
E. Levin
Download Full-text
Multicell quad trees
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205911
◽
2003
◽
Author(s):
S.J. Su
◽
Y.S. Kuo
Download Full-text
Functional decomposition for universal logic cells using substitution
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205889
◽
2003
◽
Cited By ~ 4
Author(s):
F. Dresig
◽
Ph. Lanches
◽
O. Rettig
◽
U.G. Baitinger
Keyword(s):
Universal Logic
◽
Functional Decomposition
◽
Logic Cells
Download Full-text
A parallel hierarchical design rule checker
[1992] Proceedings The European Conference on Design Automation
◽
10.1109/edac.1992.205910
◽
2003
◽
Cited By ~ 2
Author(s):
N. Hedenstierna
◽
K.O. Jeppson
Keyword(s):
Design Rule
◽
Hierarchical Design
Download Full-text
Load More ...
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close