Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc

0769505503

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Impact of heterogeneity on DSM performance

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824336 ◽

2002 ◽

Cited By ~ 5

Author(s):

R.J.O. Figueiredo ◽

J.A.B. Fortes

Download Full-text

Cache memory design for network processors

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824369 ◽

2002 ◽

Author(s):

Tzi-Cker Chiueh ◽

P. Pradhan

Keyword(s):

Cache Memory ◽

Network Processors ◽

Memory Design

Download Full-text

On the performance of hand vs. automatically optimized numerical codes

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824349 ◽

2002 ◽

Cited By ~ 1

Author(s):

M. Jimenez ◽

J.M. Llaberia ◽

A. Fernandez

Download Full-text

High-throughput coherence controllers

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824346 ◽

2002 ◽

Cited By ~ 4

Author(s):

A.K. Nanda ◽

A.-T. Nguyen ◽

M.M. Michael ◽

D.J. Joseph

Keyword(s):

High Throughput

Download Full-text

PowerMANNA: a parallel architecture based on the PowerPC MPC620

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824357 ◽

2002 ◽

Author(s):

P.M. Behr ◽

S. Pletner ◽

A.C. Sodan

Keyword(s):

Parallel Architecture

Download Full-text

Toward a cost-effective DSM organization that exploits processor-memory integration

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824335 ◽

2002 ◽

Cited By ~ 1

Author(s):

J. Torrellas ◽

Liuxi Yang ◽

A.-T. Nguyen

Keyword(s):

Cost Effective ◽

Memory Integration

Download Full-text

Investigating the performance of two programming models for clusters of SMP PCs

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824364 ◽

2002 ◽

Cited By ~ 1

Author(s):

F. Cappello ◽

O. Richard ◽

D. Etiemble

Keyword(s):

Programming Models

Download Full-text

Design of a parallel vector access unit for SDRAM memory systems

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824337 ◽

2002 ◽

Cited By ~ 11

Author(s):

B.K. Mathew ◽

S.A. McKee ◽

J.B. Carter ◽

A. Davis

Keyword(s):

Memory Systems

Download Full-text

Performance evaluation of dynamic reconfiguration in high-speed local area networks

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824341 ◽

2002 ◽

Cited By ~ 7

Author(s):

R. Casado ◽

A. Bermudez ◽

F.J. Quiles ◽

J.L. Sanchez ◽

J. Duato

Keyword(s):

Performance Evaluation ◽

High Speed ◽

Local Area Networks ◽

Dynamic Reconfiguration ◽

Local Area

Download Full-text

Investigating QoS support for traffic mixes with the MediaWorm router

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550) ◽

10.1109/hpca.2000.824342 ◽

2002 ◽

Author(s):

Ki Hwan Yum ◽

A. Vaidya ◽

C.R. Das ◽

A. Sivasubramaniam

Download Full-text

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc

Impact of heterogeneity on DSM performance

Cache memory design for network processors

On the performance of hand vs. automatically optimized numerical codes

High-throughput coherence controllers

PowerMANNA: a parallel architecture based on the PowerPC MPC620

Toward a cost-effective DSM organization that exploits processor-memory integration

Investigating the performance of two programming models for clusters of SMP PCs

Design of a parallel vector access unit for SDRAM memory systems

Performance evaluation of dynamic reconfiguration in high-speed local area networks

Investigating QoS support for traffic mixes with the MediaWorm router

Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550)
Latest Publications