ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
2010 5th International Design and Test Workshop
Latest Publications
TOTAL DOCUMENTS
51
(FIVE YEARS 0)
H-INDEX
4
(FIVE YEARS 0)
Published By IEEE
9781612842912
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Design and implementation of low latency network interface for network on chip
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724404
◽
2010
◽
Cited By ~ 5
Author(s):
Brahim Attia
◽
Wissem Chouchene
◽
Abdelkrim Zitouni
◽
Abid Nourdin
◽
Rached Tourki
Keyword(s):
Network On Chip
◽
Network Interface
◽
Low Latency
◽
Design And Implementation
◽
On Chip
Download Full-text
Session 2.1: Fault tolerance & failure analysis
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724408
◽
2010
◽
Keyword(s):
Fault Tolerance
◽
Failure Analysis
Download Full-text
Prediction performance method for dynamic task scheduling, case study: the OLLAF Architecture
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724416
◽
2010
◽
Cited By ~ 2
Author(s):
Ismail Ktata
◽
Fakhreddine Ghaffari
◽
Bertrand Granado
◽
Mohamed Abid
Keyword(s):
Task Scheduling
◽
Prediction Performance
◽
Dynamic Task
◽
Dynamic Task Scheduling
Download Full-text
Blank page
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724406
◽
2010
◽
Download Full-text
Session 2.2: FPGA & reconfigurable computing
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724413
◽
2010
◽
Keyword(s):
Reconfigurable Computing
Download Full-text
Copyright page
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724386
◽
2010
◽
Download Full-text
Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724403
◽
2010
◽
Cited By ~ 3
Author(s):
A. Alma'aitah
◽
Zine-Eddine Abid
Keyword(s):
High Throughput
◽
Area Efficient
Download Full-text
Routability driven placement for mesh-based FPGA architecture
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724414
◽
2010
◽
Author(s):
Mariem Turki
◽
Mohamed Abid
◽
Zied Marrakchi
◽
Habib Mehrez
Keyword(s):
Fpga Architecture
Download Full-text
Blank page
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724434
◽
2010
◽
Download Full-text
MBIST architecture framework based on orthogonal constructs
2010 5th International Design and Test Workshop
◽
10.1109/idt.2010.5724423
◽
2010
◽
Cited By ~ 2
Author(s):
Ad J. van de Goor
◽
Said Hamdioui
Keyword(s):
Architecture Framework
Download Full-text
Load More ...
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close