Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)
Latest Publications

TOTAL DOCUMENTS

307

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Research Publishing Services

9783981537079

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Touch-Based System for Beat-to-Beat Impedance Cardiogram Acquisition and Hemodynamic Parameters Estimation

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0702 ◽

2016 ◽

Author(s):

Dionisije Sopic ◽

Srinivasan Murali ◽

Francisco Rincón ◽

David Atienza

Keyword(s):

Parameters Estimation ◽

Hemodynamic Parameters ◽

Impedance Cardiogram

Download Full-text

Fast Time-Domain Simulation for Reliable Fault Detection

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0994 ◽

2016 ◽

Author(s):

Bratislav Tasić ◽

Jos J. Dohmen ◽

Rick Janssen ◽

E. Jan W. ter Maten ◽

Roland Pulch ◽

...

Keyword(s):

Fault Detection ◽

Time Domain ◽

Fast Time ◽

Time Domain Simulation

Download Full-text

Topaz: Mining High-Level Safety Properties from Logic Simulation Traces

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0529 ◽

2016 ◽

Cited By ~ 1

Author(s):

Ahmed Nassar ◽

Fadi J. Kurdahi ◽

Salam R. Zantout

Keyword(s):

Safety Properties ◽

Logic Simulation ◽

High Level

Download Full-text

Lossless Compression Algorithm Based on Dictionary Coding for Multiple E-Beam Direct Write System

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0515 ◽

2016 ◽

Cited By ~ 1

Author(s):

Pei-Chun Lin ◽

Yu-Hsuan Pai ◽

Yu-Hsiang Chiu ◽

Shao-Yuan Fang ◽

Charlie Chung-Ping Chen

Keyword(s):

Lossless Compression ◽

Compression Algorithm ◽

Direct Write

Download Full-text

Buffered Compares: Excavating the Hidden Parallelism Inside DRAM Architectures with Lightweight Logic

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0512 ◽

2016 ◽

Cited By ~ 1

Author(s):

Jinho Lee ◽

Jung Ho Ahn ◽

Kiyoung Choi

Download Full-text

A Fast Manufacturability Aware Optical Proximity Correction (OPC) Algorithm with Adaptive Wafer Image Estimation

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0509 ◽

2016 ◽

Cited By ~ 1

Author(s):

Ahmed Awad ◽

Atsushi Takahashi ◽

Chikaaki Kodama

Keyword(s):

Image Estimation ◽

Optical Proximity Correction

Download Full-text

PhoNoCMap: an Application Mapping Tool for Photonic Networks-on-Chip

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0283 ◽

2016 ◽

Cited By ~ 4

Author(s):

Edoardo Fusella ◽

Alessandro Cilardo

Keyword(s):

Photonic Networks ◽

Networks On Chip ◽

Application Mapping ◽

Mapping Tool ◽

On Chip

Download Full-text

Captopril: Reducing the Pressure of Bit Flips on Hot Locations in Non-Volatile Main Memories

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0032 ◽

2016 ◽

Cited By ~ 1

Author(s):

Majid Jalili ◽

Hamid Sarbazi-Azad

Download Full-text

PAIS: Parallelization Aware Instruction Scheduling for Improving Soft-error Reliability of GPU-based Systems

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0869 ◽

2016 ◽

Cited By ~ 1

Author(s):

Haeseung Lee ◽

Hsinchung Chen ◽

Mohammad Abdullah Al Faruque

Keyword(s):

Instruction Scheduling ◽

Soft Error

Download Full-text

Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) ◽

10.3850/9783981537079_0833 ◽

2016 ◽

Cited By ~ 10

Author(s):

Atul Rahman ◽

Jongeun Lee ◽

Kiyoung Choi

Keyword(s):

Neural Networks ◽

Convolutional Neural Networks ◽

Fpga Acceleration

Download Full-text

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Research Publishing Services

Touch-Based System for Beat-to-Beat Impedance Cardiogram Acquisition and Hemodynamic Parameters Estimation

Fast Time-Domain Simulation for Reliable Fault Detection

Topaz: Mining High-Level Safety Properties from Logic Simulation Traces

Lossless Compression Algorithm Based on Dictionary Coding for Multiple E-Beam Direct Write System

Buffered Compares: Excavating the Hidden Parallelism Inside DRAM Architectures with Lightweight Logic

A Fast Manufacturability Aware Optical Proximity Correction (OPC) Algorithm with Adaptive Wafer Image Estimation

PhoNoCMap: an Application Mapping Tool for Photonic Networks-on-Chip

Captopril: Reducing the Pressure of Bit Flips on Hot Locations in Non-Volatile Main Memories

PAIS: Parallelization Aware Instruction Scheduling for Improving Soft-error Reliability of GPU-based Systems

Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)
Latest Publications