A Reconfigurable On-Chip Interconnection Network for Large Multicore Systems

Author(s):  
Mehdi Modarressi ◽  
Hamid Sarbazi-Azad
2017 ◽  
Vol 17 (2) ◽  
pp. 73-82 ◽  
Author(s):  
Akash Punhani ◽  
Pardeep Kumar ◽  
Nitin Nitin

Abstract The performance of the interconnection network doesn’t only depend on the topology, but it also depends on the Routing algorithm used. The simplest Routing algorithm for the mesh topology in networks on chip is the XY Routing algorithm. The level based Routing algorithm has been proved to be more efficient than the XY Routing algorithm. In this paper, level based Routing algorithm using the dynamic programming has been proposed. The proposed Routing algorithm proves to be more efficient in the terms of the computation. The proposed Routing algorithm has achieved up to two times bigger speed.


2012 ◽  
Vol 17 (3) ◽  
pp. 1-18
Author(s):  
Jim Holt ◽  
Jaideep Dastidar ◽  
David Lindberg ◽  
John Pape ◽  
Peng Yang

Sign in / Sign up

Export Citation Format

Share Document