Power and Area Optimization of 3D Networks-on-Chip Using Smart and Efficient Vertical Channels

2011 ◽  
pp. 278-287 ◽  
Author(s):  
Amir-Mohammad Rahmani ◽  
Kameswar Rao Vaddina ◽  
Pasi Liljeberg ◽  
Juha Plosila ◽  
Hannu Tenhunen
Keyword(s):  
Networks On Chip ◽  
Area Optimization ◽  
On Chip ◽  
3D Networks

Power and area optimisation in heterogeneous 3D networks-on-chip architectures

2011 ◽  
Vol 39 (4) ◽  
pp. 106-107 ◽  
Author(s):  
Michael Opoku Agyeman ◽  
Ali Ahmadinia
Keyword(s):  
Networks On Chip ◽  
On Chip ◽  
3D Networks

scholarly journals Energy and performance-aware application mapping for inhomogeneous 3D networks-on-chip

2018 ◽  
Vol 89 ◽  
pp. 103-117 ◽  
Author(s):  
Michael Opoku Agyeman ◽  
Ali Ahmadinia ◽  
Nader Bagherzadeh
Keyword(s):  
Networks On Chip ◽  
Application Mapping ◽  
And Performance ◽  
On Chip ◽  
3D Networks

Abetting Planned Obsolescence by Aging 3D Networks-on-Chip

2018 ◽  
Author(s):  
Sourav Das ◽  
Kanad Basu ◽  
Janardhan Rao Doppa ◽  
Partha Pratim Pande ◽  
Ramesh Karri ◽  
...  
Keyword(s):  
Planned Obsolescence ◽  
Networks On Chip ◽  
On Chip ◽  
3D Networks
Sign in / Sign up

Export Citation Format

Share Document