area optimization
Recently Published Documents


TOTAL DOCUMENTS

213
(FIVE YEARS 43)

H-INDEX

18
(FIVE YEARS 2)

2021 ◽  
Vol 18 (12) ◽  
pp. 178-195
Author(s):  
Ke Han ◽  
Chongyu Zhang ◽  
Huashuai Xing ◽  
Yunfei Xu

Today, effective management of information requires an in-depth study of its internal organization. The structural organization of information affects the efficiency of choosing a method for solving the problem and the qualitative presentation of information about the subject area. Therefore, the article proposes a new semiotic structural approach to assessing the structuredness of information in a subject area, as well as theoretical, practical, and general logical methods for studying the process of search research as a single system. The authors proposed and investigated the structured information coeffi-cient, which the authors propose to consider in several aspects - with respect to the search research model presented by the traditional algorithm, and the structured subject area. The article presents theo-retical positions, derives the formula of coefficients for different cases, carries out calculations on the example of the subject area “optimization methods”, constructs graphs based on the calculated data, and draws conclusions.


Author(s):  
Michelle Ang Syn Yi ◽  
Razaidi Hussin ◽  
Norhawati Ahmad ◽  
Fakhrul Zaman Rokhani

Electronics ◽  
2021 ◽  
Vol 10 (16) ◽  
pp. 1952
Author(s):  
Eva M. Cirugeda-Roldán ◽  
María Sofía Martínez-García ◽  
Alberto Sanchez ◽  
Angel de Castro

Hardware in the loop is a widely used technique in power electronics, allowing to test and debug in real time (RT) at a low cost. In this context, field-programmable gate arrays (FPGAs) play an important role due to the high-speed requirements of RT simulations, in which area optimization is also crucial. Both characteristics, area and speed, are affected by the numerical formats (NFs) and their rounding modes. Regarding FPGAs, Xilinx is one of the largest manufacturers in the world, offering Vivado as its main design suite, but it was not until the release of Vivado 2020.2 that support for the IEEE NF libraries of VHDL-2008 was included. This work presents an exhaustive evaluation of the performance of Vivado 2020.2 in terms of area and speed using the native IEEE libraries of VHDL-2008 regarding NF. Results show that even though fixed-point NFs optimize area and speed, if a user prefers the use of floating-point NFs, with this new release, it can be synthesized—which could not be done in previous versions of Vivado. Although support for the native IEEE libraries of VHDL-2008 was included in Vivado 2020.2, it still lacks some issues regarding NF conversion during synthesis while support for simulation is not yet included.


2021 ◽  
Vol 12 (3) ◽  
pp. 1-27
Author(s):  
Avishek Banerjee ◽  
Victor Das ◽  
Arindam Biswas ◽  
Samiran Chattopadhyay ◽  
Utpal Biswas

Energy optimization and coverage area optimization of wireless sensor networks (WSN) are two major challenges to accomplish reliability optimization in the field of WSN. Reliability optimization in the field of WSN is directly connected to the performance and efficiency and consistency of the network. In this paper, the authors describe how these challenges can be resolved by designing an efficient WSN with the help of meta-heuristic algorithms. They have configured an optimized route/path using ant colony optimization (ACO) algorithm and deployed static WSN nodes. After configuring an efficient network, if we can maximize the coverage area, then we can ensure that the network is a reliable network. For coverage area optimization, they used a hybrid differential evolution-quantum behaved particle swarm optimization (DE-QPSO) algorithm. The result has been compared with existing literature, and the authors found good results applying those meta-heuristic and hybrid algorithms.


Sign in / Sign up

Export Citation Format

Share Document