FSM-Based VLSI Architecture for the 3 × 3 Window-Based DBUTMPF Algorithm

2015 ◽  
pp. 235-247 ◽  
Author(s):  
K. Vasanth ◽  
V. Elanangai ◽  
S. Saravanan ◽  
G. Nagarajan
Keyword(s):  
Vlsi Architecture

A Low-Power VLSI Architecture for HEVC De-Quantization and Inverse Transform

2016 ◽  
Vol E99.A (12) ◽  
pp. 2375-2387
Author(s):  
Heming SUN ◽  
Dajiang ZHOU ◽  
Shuping ZHANG ◽  
Shinji KIMURA
Keyword(s):  
Low Power ◽  
Vlsi Architecture ◽  
Inverse Transform

scholarly journals A full-pipelined 2-D IDCT/IDST VLSI architecture with adaptive block-size for HEVC standard

2013 ◽  
Vol 10 (9) ◽  
pp. 20130210-20130210 ◽  
Author(s):  
Hong Liang ◽  
He Weifeng ◽  
Zhu Hui ◽  
Mao Zhigang
Keyword(s):  
Block Size ◽  
Vlsi Architecture

A Novel VLSI Architecture for Barrel Distortion Correction

2020 ◽  
Author(s):  
Chi-Ting Ni ◽  
Chen-An Chang ◽  
Jia-Wei Liao ◽  
Pei-Yin Chen
Keyword(s):  
Vlsi Architecture ◽  
Distortion Correction ◽  
Barrel Distortion

An Efficient NLMS-based VLSI Architecture for Robust FECG Extraction and FHR Processing

2020 ◽  
Author(s):  
Patricia U. L. da Costa ◽  
Guilherme Paim ◽  
Leandro Rocha ◽  
Eduardo da Costa ◽  
Sergio Almeida ◽  
...  
Keyword(s):  
Vlsi Architecture

scholarly journals VLSI Architecture of Flexible Macroblock Ordering Manchester Encoding with Sols Method

2021 ◽  
Vol 1964 (6) ◽  
pp. 062093
Author(s):  
L Srinivas ◽  
G Upender ◽  
N L Aravinda
Keyword(s):  
Vlsi Architecture ◽  
Flexible Macroblock Ordering
Sign in / Sign up

Export Citation Format

Share Document