Cellular Automata Logic Block Observer Based Testing for Network-on-Chip Architecture

2018 ◽  
pp. 19-26
Author(s):  
Shaik Mohammed Waseem ◽  
Afroz Fatima
Keyword(s):  
Cellular Automata ◽  
Network On Chip ◽  
Logic Block ◽  
On Chip

VLSI Design Of Low Energy Modeling For Network On Chip (NoC) Applications

2014 ◽  
Vol 5 (1) ◽  
pp. 27-32
Author(s):  
Jeeva Anusha ◽  
◽  
V. Thrimurthulu ◽  
Keyword(s):  
Vlsi Design ◽  
Network On Chip ◽  
Energy Modeling ◽  
Low Energy ◽  
On Chip

Pre-allocated Path Based Low Latency Router Architecture for Network-on-chip

2014 ◽  
Vol 35 (2) ◽  
pp. 341-346
Author(s):  
Xiao-fu Zheng ◽  
Hua-xi Gu ◽  
Yin-tang Yang ◽  
Zhong-fan Huang
Keyword(s):  
Network On Chip ◽  
Low Latency ◽  
Router Architecture ◽  
On Chip

scholarly journals On the Cooperative Relaying Strategies for Multi-Core Wireless Network-on-Chip

IEEE Access ◽  
2021 ◽  
pp. 1-1
Author(s):  
Quoc-Tuan Vien ◽  
Michael Opoku Agyeman ◽  
Mallik Tatipamula ◽  
Huan X. Nguyen
Keyword(s):  
Wireless Network ◽  
Network On Chip ◽  
Cooperative Relaying ◽  
On Chip ◽  
Relaying Strategies
Sign in / Sign up

Export Citation Format

Share Document