FPGA implementation of highly scalable AES algorithm using modified mix column with gate replacement technique for security application in TCP/IP
2019 ◽
Vol 267
◽
pp. 042070
2012 ◽
Vol 7
(11)
◽
pp. 2225-2236
◽