High resolution time-to-digital converter (TDC) implemented in field programmable gate array (FPGA) with compensated process voltage and temperature (PVT) variations
2017 ◽
Vol 54
(9)
◽
pp. 116-123
2012 ◽
Vol 7
(02)
◽
pp. C02004-C02004
◽
2011 ◽
Vol 58
(4)
◽
pp. 1547-1552
◽
2012 ◽
Vol 59
(4)
◽
pp. 1605-1610
◽
Keyword(s):
1997 ◽
Vol 46
(1)
◽
pp. 51-55
◽