Reed-Muller universal logic module networks

IEE Proceedings E Computers and Digital Techniques ◽

10.1049/ip-e.1993.0015 ◽

1993 ◽

Vol 140 (2) ◽

pp. 105 ◽

Author(s):

L. Xu ◽

A.E.A. Almaini ◽

J.F. Miller ◽

L. McKenzie

Keyword(s):

Universal Logic ◽

Download Full-text

Synthesis of Multiple-Valued Logic Networks Based on Tree-Type Universal Logic Module

IEEE Transactions on Computers ◽

10.1109/tc.1977.1674797 ◽

1977 ◽

Vol C-26 (12) ◽

pp. 1297-1302 ◽

Author(s):

Kameyama ◽

Higuchi

Keyword(s):

Universal Logic ◽

Multiple Valued Logic ◽

Logic Module ◽

Download Full-text

Constructing Reed-Muller universal logic module networks from Reed-Muller binary decision diagrams

Microelectronics Journal ◽

10.1016/0026-2692(95)00011-9 ◽

1996 ◽

Vol 27 (1) ◽

pp. 23-36

Author(s):

L. Xu ◽

L. McKenzie

Keyword(s):

Binary Decision Diagrams ◽

Decision Diagrams ◽

Universal Logic ◽

Binary Decision ◽

Download Full-text

A general modified universal logic module

Proceedings of the IEEE ◽

10.1109/proc.1974.9495 ◽

1974 ◽

Vol 62 (5) ◽

pp. 646-648 ◽

Author(s):

Tiu Le Van ◽

N. Van Houtte

Keyword(s):

Universal Logic ◽

Download Full-text

Multivalued input, two-valued output logical element as a two-valued universal logic module

Systems and Computers in Japan ◽

10.1002/scj.4690200107 ◽

1989 ◽

Vol 20 (1) ◽

pp. 65-73

Author(s):

Takahiro Haga ◽

Teruo Fukumura

Keyword(s):

Universal Logic ◽

Logical Element ◽

Download Full-text

Fast logic synthesis based upon ternary universal logic module U/sub f/

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic ◽

10.1109/ismvl.1992.186823 ◽

2003 ◽

Author(s):

Benchu Fei ◽

Nan Zhuang

Keyword(s):

Logic Synthesis ◽

Universal Logic ◽

Download Full-text

Design and application of a modified universal logic module

Proceedings of the IEEE ◽

10.1109/proc.1973.9145 ◽

1973 ◽

Vol 61 (5) ◽

pp. 687-688 ◽

Author(s):

W. Banks ◽

J.C. Majithia

Keyword(s):

Universal Logic ◽

Logic Module ◽

Design And Application

Download Full-text

Minimum Universal Logic Module Sequential Circuits with Decoders

IEEE Transactions on Computers ◽

10.1109/tc.1977.1674741 ◽

1977 ◽

Vol C-26 (10) ◽

pp. 1032-1035 ◽

Author(s):

Voith

Keyword(s):

Sequential Circuits ◽

Universal Logic ◽

Download Full-text

A four-variable programmable universal logic module using digital summation threshold logic gates

Proceedings of the IEEE ◽

10.1109/proc.1984.13090 ◽

1984 ◽

Vol 72 (12) ◽

pp. 1813-1815

Author(s):

A. Pal

Keyword(s):

Logic Gates ◽

Threshold Logic ◽

Universal Logic ◽

Download Full-text

Correction to "Design and application of a modified universal logic module"

Proceedings of the IEEE ◽

10.1109/proc.1973.9306 ◽

1973 ◽

Vol 61 (10) ◽

pp. 1504-1504

Author(s):

W. Banks

Keyword(s):

Universal Logic ◽

Logic Module ◽

Design And Application

Download Full-text

Alternative algorithm for optimisation of Reed–Muller universal logic module networks

IEE Proceedings - Computers and Digital Techniques ◽

10.1049/ip-cdt:19960770 ◽

1996 ◽

Vol 143 (6) ◽

pp. 385 ◽

Author(s):

E.C. Tan ◽

C.Y. Chia

Keyword(s):

Universal Logic ◽

Logic Module ◽

Alternative Algorithm

Download Full-text