Implementing High Data Rate, Low Density Parity Check (LDPC) decoders for large codes using FPGAs
Keyword(s):
Keyword(s):
2002 ◽
Vol 149
(1)
◽
pp. 1
◽
2009 ◽
Vol E92-A
(10)
◽
pp. 2418-2430
◽
2016 ◽
Vol 75
(18)
◽
pp. 1657-1663
◽
1996 ◽
Keyword(s):
2013 ◽
Vol 32
(11)
◽
pp. 3100-3101