Prototyping system for USB3.0 link layer using synthesizable assertions and partial reconfiguration

Author(s):  
Harutyun Krrikyan ◽  
Taron Hovhannisyan ◽  
Sergey Manukyan
Sign in / Sign up

Export Citation Format

Share Document