Optimizing the Design of a Configurable Digital Signal Processor for Accelerated Execution of the 2-D Discrete Cosine Transform
Keyword(s):
2017 ◽
Vol 2017
◽
pp. 1-7
◽
2017 ◽
Vol 2017
◽
pp. 1-10
◽
Keyword(s):
2007 ◽
Vol 17
(2)
◽
pp. 470-473
◽
Keyword(s):
2008 ◽
Vol 36
(10)
◽
pp. 1130-1140
◽
Keyword(s):