Formal synthesis and code generation of embedded real-time software

Author(s):  
Pao-Ann Hsiung
1993 ◽  
Vol 26 (2) ◽  
pp. 701-704
Author(s):  
M.R. Webster ◽  
D.C. Levy ◽  
R.G. Harley ◽  
D.R. Woodward ◽  
M. vd Westhuizen ◽  
...  
Keyword(s):  

Author(s):  
Yingxu Wang ◽  
Jason Huang ◽  
Jingsheng Lei

Arrays are one of the most fundamental and widely applied data structures, which are useful for modeling both logical designs and physical implementations of multi-dimensional data objects sharing the same type of homogeneous elements. However, there is a lack of a formal model of the universal array based on it any array instance can be derived. This paper studies the fundamental properties of Universal Array (UA) and presents a comprehensive design pattern. A denotational mathematics, Real-Time Process Algebra (RTPA), allows both architectural and behavioral models of UA to be rigorously designed and refined in a top-down approach. The conceptual model of UA is rigorously described by tuple- and matrix-based mathematical models. The architectural models of UA are created using RTPA architectural modeling methodologies known as the Unified Data Models (UDMs). The physical model of UA is implemented using linear list that is indexed by an offset pointer of elements. The behavioral models of UA are specified and refined by a set of Unified Process Models (UPMs). As a case study, the formal UA models are implemented in Java. This work has been applied in a number of real-time and nonreal-time systems such as compilers, a file management system, the real-time operating system (RTOS+), and the ADT library for an RTPA-based automatic code generation tool.


Sign in / Sign up

Export Citation Format

Share Document