A Fast Algorithm for Power Optimization Using Multiple Voltages in Data Path Synthesis

2005 6th International Conference on ASIC ◽

10.1109/icasic.2005.1611473 ◽

2006 ◽

Author(s):

Jianfeng Huang ◽

Jinian Bian ◽

Zhipeng Liu ◽

Yunfeng Wang

Keyword(s):

Fast Algorithm ◽

Power Optimization ◽

Data Path ◽

Download Full-text

An efficient data path synthesis algorithm for behavioral-level power optimization

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349) ◽

10.1109/iscas.1999.777861 ◽

2003 ◽

Author(s):

Chaeryung Park ◽

Taewhan Park ◽

C.L. Liu

Keyword(s):

Power Optimization ◽

Data Path ◽

Synthesis Algorithm ◽

Behavioral Level ◽

Efficient Data ◽

Download Full-text

An integrated approach to data path synthesis for power optimization

Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454) ◽

10.1109/asic.1999.806489 ◽

2003 ◽

Author(s):

Chaeryung Park ◽

Taewhan Kim ◽

C.L. Liu

Keyword(s):

Power Optimization ◽

Integrated Approach ◽

Data Path ◽

Download Full-text

An evolutionary approach for data path synthesis

2000 Canadian Conference on Electrical and Computer Engineering. Conference Proceedings. Navigating to a New Era (Cat. No.00TH8492) ◽

10.1109/ccece.2000.849734 ◽

2002 ◽

Author(s):

H.M. Harmanani ◽

R. Saliba

Keyword(s):

Evolutionary Approach ◽

Data Path ◽

Download Full-text

High-level data path synthesis for built-in self-test designs

2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233) ◽

10.1109/pacrim.2001.953577 ◽

2002 ◽

Author(s):

Laurence Tainruo Yang ◽

J. Muzio

Keyword(s):

Data Path ◽

Self Test ◽

Built In Self Test ◽

Download Full-text

An approach for redesigning in data path synthesis

Proceedings of the 30th international on Design automation conference - DAC '93 ◽

10.1145/157485.164958 ◽

1993 ◽

Author(s):

Christos Papachristou ◽

Haidar Harmanani ◽

Mehrdad Nourani

Keyword(s):

Data Path ◽

Download Full-text

Pipeline data path synthesis of fault-tolerant microarchitectures

[1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems ◽

10.1109/mwscas.1992.271059 ◽

2003 ◽

Author(s):

R. Karri ◽

A. Orailoglu

Keyword(s):

Fault Tolerant ◽

Data Path ◽

Download Full-text

A Verifiable High Level Data Path Synthesis Framework

2012 15th Euromicro Conference on Digital System Design ◽

10.1109/dsd.2012.16 ◽

2012 ◽

Author(s):

Gorker Alp Malazgirt ◽

Ender Culha ◽

Alper Sen ◽

Faik Baskaya ◽

Arda Yurdakul

Keyword(s):

Data Path ◽

Download Full-text

Exploiting test resource optimization in data path synthesis for BIST

Proceedings Ninth Great Lakes Symposium on VLSI ◽

10.1109/glsv.1999.757451 ◽

2003 ◽

Author(s):

Xiaowei Li ◽

P.Y.S. Cheung

Keyword(s):

Resource Optimization ◽

Data Path ◽

Download Full-text

HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis

23rd ACM/IEEE Design Automation Conference ◽

10.1109/dac.1986.1586099 ◽

1986 ◽

Author(s):

P.G. Paulin ◽

J.P. Knight ◽

E.F. Girczyc

Keyword(s):

Data Path ◽

Automatic Data ◽

Download Full-text

Efficient allocation method of multiport memories in ASIC data path synthesis

Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1994.404552 ◽

2002 ◽

Author(s):

Kwang Soo Seo ◽

Jeong Yop Lee ◽

Moon Key Lee

Keyword(s):

Data Path ◽

Efficient Allocation ◽

Allocation Method ◽

Download Full-text