ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Application Specific Networks-on-Chip Synthesis: An Energy Efficient Approach
2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
◽
10.1109/isvlsi.2018.00020
◽
2018
◽
Cited By ~ 1
Author(s):
Somayeh Kashi
◽
Ahmad Patooghy
◽
Dara Rahmati
◽
Mahdi Fazeli
◽
Michel A. Kinsy
Keyword(s):
Energy Efficient
◽
Networks On Chip
◽
Efficient Approach
◽
On Chip
◽
Application Specific
Download Full-text
Related Documents
Cited By
References
Minimizing power loss in optical networks-on-chip through application-specific mapping
Microprocessors and Microsystems
◽
10.1016/j.micpro.2016.01.014
◽
2016
◽
Vol 43
◽
pp. 4-13
◽
Cited By ~ 22
Author(s):
Edoardo Fusella
◽
Alessandro Cilardo
Keyword(s):
Optical Networks
◽
Power Loss
◽
Networks On Chip
◽
Specific Mapping
◽
On Chip
◽
Application Specific
Download Full-text
Systematic Exploration of Energy-Efficient Application-Specific Network-on-Chip Architectures
2010 IEEE Computer Society Annual Symposium on VLSI
◽
10.1109/isvlsi.2010.60
◽
2010
◽
Cited By ~ 2
Author(s):
Iasonas Filippopoulos
◽
Iraklis Anagnostopoulos
◽
Alexandros Bartzas
◽
Dimitrios Soudris
◽
George Economakos
Keyword(s):
Energy Efficient
◽
Network On Chip
◽
Systematic Exploration
◽
On Chip
◽
Application Specific
Download Full-text
Energy-efficient optical broadcast for nanophotonic networks-on-chip
2012 Optical Interconnects Conference
◽
10.1109/oic.2012.6224445
◽
2012
◽
Cited By ~ 2
Author(s):
Cheng Li
◽
Mark Browning
◽
Paul V. Gratz
◽
Samuel Palermo
Keyword(s):
Energy Efficient
◽
Networks On Chip
◽
On Chip
Download Full-text
Area-aware topology generation for Application-Specific Networks-on-Chip using network partitioning
2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing
◽
10.1109/pacrim.2009.5291235
◽
2009
◽
Cited By ~ 5
Author(s):
Ahmed A. Morgan
◽
Haytham Elmiligi
◽
M. Watheq El-Kharashi
◽
Fayez Gebali
Keyword(s):
Network Partitioning
◽
Networks On Chip
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Energy-Efficient Networks-on-Chip Architectures: Design and Run-Time Optimization
Network-on-Chip Security and Privacy
◽
10.1007/978-3-030-69131-8_3
◽
2021
◽
pp. 55-75
Author(s):
Sumit K. Mandal
◽
Anish Krishnakumar
◽
Umit Y. Ogras
Keyword(s):
Energy Efficient
◽
Networks On Chip
◽
Time Optimization
◽
Run Time
◽
On Chip
Download Full-text
A system-level design methodology for application-specific networks-on-chip
Journal of Embedded Computing
◽
10.3233/jec-2009-0089
◽
2009
◽
Vol 3
(3)
◽
pp. 167-177
◽
Cited By ~ 1
Author(s):
Alexandros Bartzas
◽
Lazaros Papadopoulos
◽
Dimitrios Soudris
Keyword(s):
Design Methodology
◽
System Level
◽
System Level Design
◽
Networks On Chip
◽
Level Design
◽
On Chip
◽
Application Specific
Download Full-text
Topology optimization for application-specific networks-on-chip
Proceedings of the 2004 international workshop on System level interconnect prediction - SLIP '04
◽
10.1145/966747.966758
◽
2004
◽
Cited By ~ 46
Author(s):
Tapani Ahonen
◽
David A. Sigüenza-Tortosa
◽
Hong Bin
◽
Jari Nurmi
Keyword(s):
Topology Optimization
◽
Networks On Chip
◽
On Chip
◽
Application Specific
Download Full-text
A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip
IEICE Transactions on Information and Systems
◽
10.1587/transinf.2016pap0026
◽
2016
◽
Vol E99.D
(12)
◽
pp. 2881-2890
Author(s):
Yuan HE
◽
Masaaki KONDO
◽
Takashi NAKADA
◽
Hiroshi SASAKI
◽
Shinobu MIWA
◽
...
Keyword(s):
Energy Efficient
◽
Networks On Chip
◽
Runtime Optimization
◽
Selection Framework
◽
On Chip
Download Full-text
A Particle Swarm Optimization approach for synthesizing application-specific hybrid photonic networks-on-chip
Thirteenth International Symposium on Quality Electronic Design (ISQED)
◽
10.1109/isqed.2012.6187477
◽
2012
◽
Cited By ~ 9
Author(s):
Shirish Bahirat
◽
Sudeep Pasricha
Keyword(s):
Particle Swarm Optimization
◽
Particle Swarm
◽
Optimization Approach
◽
Photonic Networks
◽
Swarm Optimization
◽
Networks On Chip
◽
Specific Hybrid
◽
On Chip
◽
Application Specific
Download Full-text
Tools and methodologies for designing energy-efficient photonic networks-on-chip for highperformance chip multiprocessors
Proceedings of 2010 IEEE International Symposium on Circuits and Systems
◽
10.1109/iscas.2010.5537792
◽
2010
◽
Cited By ~ 2
Author(s):
Johnnie Chan
◽
Gilbert Hendry
◽
Aleksandr Biberman
◽
Keren Bergman
Keyword(s):
Energy Efficient
◽
Chip Multiprocessors
◽
Photonic Networks
◽
Networks On Chip
◽
On Chip
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close