High level synthesis methodology from c to fpga used for a network protocol communication

Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004. ◽

10.1109/iwrsp.2004.1311103 ◽

2004 ◽

Author(s):

M. Diaby ◽

M. Tuna ◽

J.-L. Desbarbieux ◽

F. Wajsburt

Keyword(s):

Network Protocol ◽

High Level Synthesis ◽

Synthesis Methodology ◽

Download Full-text

High Level Synthesis Methodology for Exploring Loop Unrolling Factor and Functional Datapath

2018 International Conference on Advanced Computation and Telecommunication (ICACAT) ◽

10.1109/icacat.2018.8933661 ◽

2018 ◽

Author(s):

Pallabi Sarkar ◽

Mrinal Kanti Naskar ◽

Anirban Sengupta

Keyword(s):

High Level Synthesis ◽

Loop Unrolling ◽

Synthesis Methodology ◽

Download Full-text

A New High-Level Synthesis Methodology of Cascaded Continuous-Time$SigmaDelta$Modulators

IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing ◽

10.1109/tcsii.2006.875310 ◽

2006 ◽

Vol 53 (8) ◽

pp. 739-743 ◽

Author(s):

R. Tortosa ◽

J.M. De La Rosa ◽

F.V. Fernandez ◽

A. Rodriguez-Vazquez

Keyword(s):

Continuous Time ◽

High Level Synthesis ◽

Synthesis Methodology ◽

Download Full-text

A HIGH-LEVEL SYNTHESIS METHODOLOGY FOR DEDICATED DSP ARCHITECTURES

The International Conference on Electrical Engineering ◽

10.21608/iceeng.1999.62512 ◽

1999 ◽

Vol 2 (2) ◽

pp. 291-304

Author(s):

E. TALKHAN ◽

ALY SALAMA ◽

F. HASHIM

Keyword(s):

High Level Synthesis ◽

Synthesis Methodology ◽

Download Full-text

A New Efficient High-Level Synthesis Methodology for Lower Power Design

2009 International Conference on New Trends in Information and Service Science ◽

10.1109/niss.2009.20 ◽

2009 ◽

Author(s):

Chi-Ho Lin ◽

Dal-Hwan Yoon

Keyword(s):

High Level Synthesis ◽

Lower Power ◽

Synthesis Methodology ◽

Download Full-text

Our Parallelizing High-Level Synthesis Methodology

SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits ◽

10.1007/1-4020-7838-2_4 ◽

2006 ◽

pp. 51-57

Keyword(s):

High Level Synthesis ◽

Synthesis Methodology ◽

Download Full-text

A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency

2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines ◽

10.1109/fccm.2013.21 ◽

2013 ◽

Author(s):

Cheng Liu ◽

Colin Lin Yu ◽

Hayden Kwok-Hay So

Keyword(s):

Coarse Grained ◽

High Level Synthesis ◽

Reconfigurable Array ◽

Synthesis Methodology ◽

Download Full-text

A high-level synthesis methodology for embedded mixed analog/digital processing systems

2003 46th Midwest Symposium on Circuits and Systems ◽

10.1109/mwscas.2003.1562577 ◽

2006 ◽

Author(s):

C. Alippi ◽

M. Stellini

Keyword(s):

Digital Processing ◽

High Level Synthesis ◽

Synthesis Methodology ◽

Download Full-text

Scalable Video Coding Deblocking Filter FPGA and ASIC Implementation Using High-Level Synthesis Methodology

2013 Euromicro Conference on Digital System Design ◽

10.1109/dsd.2013.52 ◽

2013 ◽

Author(s):

Pedro P. Carballo ◽

Omar Espino ◽

Romen Neris ◽

Pedro Hernandez-Fernandez ◽

Tomasz M. Szydzik ◽

...

Keyword(s):

Video Coding ◽

Scalable Video Coding ◽

High Level Synthesis ◽

Scalable Video ◽

Deblocking Filter ◽

Synthesis Methodology ◽

Download Full-text

A High-Level Synthesis Methodology for Energy and Reliability-Oriented Designs

IEEE Transactions on Computers ◽

10.1109/tc.2020.3043885 ◽

2020 ◽

pp. 1-1

Author(s):

Selma Dilek ◽

Rawan Smri ◽

Suleyman Tosun ◽

Deniz Dal

Keyword(s):

High Level Synthesis ◽

Synthesis Methodology ◽

Download Full-text

A high-level synthesis methodology for low-power VLSI design

Proceedings of 1994 IEEE Symposium on Low Power Electronics ◽

10.1109/lpe.1994.573198 ◽

2002 ◽

Author(s):

L. Goodby ◽

A. Orailoglu ◽

P.M. Chau

Keyword(s):

Low Power ◽

Vlsi Design ◽

High Level Synthesis ◽

Low Power Vlsi Design ◽

Synthesis Methodology ◽

Download Full-text