Clock Tree Generation by Abutment in Synchoros VLSI Design

2021 ◽  
Author(s):  
Dimitrios Stathis ◽  
Panagiotis Chaourani ◽  
Syed M. A. H. Jafri ◽  
Ahmed Hemani
Keyword(s):  
Vlsi Design ◽  
Clock Tree ◽  
Tree Generation

Low skew automated clock tree generation

2009 ◽  
Author(s):  
Elizabeth Kiefer ◽  
William Swartz ◽  
Carl Sechen
Keyword(s):  
Clock Tree ◽  
Tree Generation

scholarly journals Zero skew clock routing for fast clock tree generation

2008 ◽  
Vol 6 (6) ◽  
pp. 1-11
Author(s):  
M. Reaz ◽  
M. Ibrahimy ◽  
F. Mohd-Yasin ◽  
A. Mohammad
Keyword(s):  
Clock Tree ◽  
Tree Generation ◽  
Clock Routing ◽  
Zero Skew

Automatic clock tree generation in ASIC designs

2002 ◽  
Author(s):  
A. Balboni ◽  
C. Costi ◽  
A. Pellencin ◽  
M. Quadrini ◽  
D. Sciuto
Keyword(s):  
Clock Tree ◽  
Tree Generation

scholarly journals Zero skew clock routing for fast clock tree generation

2008 ◽  
Author(s):  
M. B. I. Reaz ◽  
Nowshad Amin ◽  
M. I. Ibrahimy ◽  
F. Mohd-Yasin ◽  
A. Mohammad
Keyword(s):  
Clock Tree ◽  
Tree Generation ◽  
Clock Routing ◽  
Zero Skew

Fast Clock Tree Generation Using Exact Zero Skew Clock Routing Algorithm

2009 ◽  
Vol 9 (11) ◽  
pp. 2150-2155
Author(s):  
M.B.I. Reaz ◽  
M.I. Ibrahimy ◽  
N. Amin
Keyword(s):  
Routing Algorithm ◽  
Clock Tree ◽  
Tree Generation ◽  
Clock Routing ◽  
Zero Skew

VLSI design for diminished-1 multiplication of integers modulo a Fermat number

1988 ◽  
Vol 135 (3) ◽  
pp. 161 ◽  
Author(s):  
M. Benaissa ◽  
A. Pajayakrit ◽  
S.S. Dlay ◽  
A.G.J. Holt
Keyword(s):  
Vlsi Design ◽  
Fermat Number
Sign in / Sign up

Export Citation Format

Share Document