Energy aware and reliable STT-RAM based cache design for 3D embedded chip-multiprocessors

2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC) ◽

10.1109/recosoc.2017.8016154 ◽

2017 ◽

Author(s):

Fatemeh Arezoomand ◽

Arghavan Asad ◽

Mahdi Fazeli ◽

Mahmood Fathy ◽

Farah Mohammadi

Keyword(s):

Chip Multiprocessors ◽

Energy Aware ◽

Cache Design ◽

Download Full-text

Energy-aware computation duplication for improving reliability in embedded chip multiprocessors

Asia and South Pacific Conference on Design Automation, 2006. ◽

10.1145/1118299.1118342 ◽

2006 ◽

Author(s):

G. Chen ◽

M. Kandemir ◽

F. Li

Keyword(s):

Chip Multiprocessors ◽

Energy Aware ◽

Download Full-text

Energy-aware computation duplication for improving reliability in embedded chip multiprocessors

Asia and South Pacific Conference on Design Automation, 2006. ◽

10.1109/aspdac.2006.1594671 ◽

2006 ◽

Author(s):

G. Chen ◽

M. Kandemir ◽

F. Li

Keyword(s):

Chip Multiprocessors ◽

Energy Aware ◽

Download Full-text

Energy-Aware Code Replication for Improving Reliability in Embedded Chip Multiprocessors

2006 IEEE International SOC Conference ◽

10.1109/socc.2006.283848 ◽

2006 ◽

Author(s):

Guilin Chen ◽

Ozcan Ozturk ◽

Guangyu Chen ◽

Mahmut Kandemir

Keyword(s):

Chip Multiprocessors ◽

Energy Aware ◽

Download Full-text

A case for lifetime-aware task mapping in embedded chip multiprocessors

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES/ISSS '10 ◽

10.1145/1878961.1878987 ◽

2010 ◽

Author(s):

Adam S. Hartman ◽

Donald E. Thomas ◽

Brett H. Meyer

Keyword(s):

Chip Multiprocessors ◽

Task Mapping ◽

Download Full-text

Notice of Violation of IEEE Publication Principles: An Energy-Efficient Heterogeneous Memory Architecture for Future Dark Silicon Embedded Chip-Multiprocessors

IEEE Transactions on Emerging Topics in Computing ◽

10.1109/tetc.2016.2563323 ◽

2019 ◽

pp. 1-1 ◽

Author(s):

Salman Onsori ◽

Arghavan Asad ◽

Kaamran Raahemifar ◽

Mahmood Fathy

Keyword(s):

Energy Efficient ◽

Chip Multiprocessors ◽

Memory Architecture ◽

Dark Silicon ◽

Download Full-text

Characterizing Vulnerability of Network Interfaces in Embedded Chip Multiprocessors

IEEE Embedded Systems Letters ◽

10.1109/les.2012.2193553 ◽

2012 ◽

Vol 4 (2) ◽

pp. 41-44 ◽

Author(s):

Yong Zou ◽

Yi Xiang ◽

S. Pasricha

Keyword(s):

Chip Multiprocessors ◽

Network Interfaces ◽

Download Full-text

NoC-aware cache design for multithreaded execution on tiled chip multiprocessors

Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers - HiPEAC '11 ◽

10.1145/1944862.1944891 ◽

2011 ◽

Author(s):

Ahmed K. Abousamra ◽

Alex K. Jones ◽

Rami G. Melhem

Keyword(s):

Chip Multiprocessors ◽

Download Full-text

Write activity reduction on non-volatile main memories for embedded chip multiprocessors

ACM Transactions on Embedded Computing Systems ◽

10.1145/2442116.2442127 ◽

2013 ◽

Vol 12 (3) ◽

pp. 1-27 ◽

Author(s):

Jingtong Hu ◽

Chun Jason Xue ◽

Qingfeng Zhuge ◽

Wei-Che Tseng ◽

Edwin H.-M. Sha

Keyword(s):

Chip Multiprocessors ◽

Download Full-text

Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors

Journal of Signal Processing Systems ◽

10.1007/s11265-008-0276-5 ◽

2008 ◽

Vol 57 (2) ◽

pp. 155-172

Author(s):

Anca M. Molnos ◽

Sorin D. Cotofana ◽

Marc J. M. Heijligers ◽

Jos T. J. van Eijndhoven

Keyword(s):

Chip Multiprocessors ◽

Cache Management ◽

Download Full-text

Compositional, dynamic cache management for embedded chip multiprocessors

2008 Design, Automation and Test in Europe ◽

10.1109/date.2008.4484810 ◽

2008 ◽

Author(s):

Anca M. Molnos ◽

Marc J.M. Heijligers ◽

Sorin D. Cotofana

Keyword(s):

Chip Multiprocessors ◽

Cache Management ◽

Download Full-text