Precise shared cache analysis using optimal interference placement

Author(s):  
Kartik Nagar ◽  
Y.N. Srikant
Keyword(s):  
1983 ◽  
Vol 11 (3) ◽  
pp. 117-123 ◽  
Author(s):  
Phil C. C. Yeh ◽  
Janak H. Patel ◽  
Edward S. Davidson

1994 ◽  
Vol 22 (2) ◽  
pp. 166-175 ◽  
Author(s):  
B. A. Nayfeh ◽  
K. Olukotun
Keyword(s):  

2002 ◽  
Vol 49 (1-4) ◽  
pp. 283-298 ◽  
Author(s):  
Michel Dubois ◽  
Jaeheon Jeong ◽  
Ashwini Nanda

2011 ◽  
Vol 8 (3) ◽  
pp. 7-10 ◽  
Author(s):  
Tomasz Dudziak ◽  
Jörg Herter

Author(s):  
Valentin Touzeau ◽  
Claire Maïza ◽  
David Monniaux ◽  
Jan Reineke
Keyword(s):  

2012 ◽  
Vol 198-199 ◽  
pp. 523-527
Author(s):  
Fang Yuan Chen ◽  
Dong Song Zhang ◽  
Zhi Ying Wang

Worst-Case Execution Time (WCET) is crucial in real-time systems and is very challenging in multicore processors due to the possible runtime inter-thread interferences caused by shared resources. This paper proposes a novel approach to analyze runtime inter-core interferences for consecutive or inconsecutive concurrent programs. Our approach can reasonably estimate runtime inter-core interferences in shared cache by introducing lifetime and instruction fetching timing relations analysis into address mapping method. Compared with the method based on lifetime alone, our proposed approach efficiently improves the tightness of WCET estimation.


Sign in / Sign up

Export Citation Format

Share Document