Volterra series analysis of down-conversion CMOS mixer with high IIP2 and IIP3

Author(s):  
Marzieh Mollaalipour ◽  
Hossein Miar Naimi
2014 ◽  
Vol 24 (01) ◽  
pp. 1550002 ◽  
Author(s):  
Mina Amiri ◽  
Adib Abrishamifar

In this paper a new high-linear CMOS mixer is proposed. A well-known low voltage CMOS multiplier structure is used for mixer application in this paper and its linearity is provided by adjusting the value of a resistor, sizing the aspect ratio of a PMOS transistor and adding a proper value of inductor at the input stage. In simulation, a supply voltage as low as 1 V is applied to the circuit. Simulation results of improved mixer in a 0.18-μm CMOS technology illustrate 14 dB increases in IIP3 and also an increase around 1.4 dB is obtained in conversion gain. Furthermore, additional components which are used for improving linearity would not increase the power consumption and area significantly.


2001 ◽  
Vol 31 (4) ◽  
pp. 272-277 ◽  
Author(s):  
Javier Reina-Tosina ◽  
Carlos Crespo ◽  
José I. Alonso ◽  
Félix Pérez

Sign in / Sign up

Export Citation Format

Share Document