CSMT: Simultaneous Multithreading for Clustered VLIW Processors

IEEE Transactions on Computers ◽

10.1109/tc.2009.96 ◽

2010 ◽

Vol 59 (3) ◽

pp. 385-399 ◽

Author(s):

Manoj Gupta ◽

Fermin Sanchez ◽

Josep Llosa

Keyword(s):

Simultaneous Multithreading ◽

Vliw Processors

Download Full-text

Cluster-level simultaneous multithreading for VLIW processors

2007 25th International Conference on Computer Design ◽

10.1109/iccd.2007.4601890 ◽

2007 ◽

Author(s):

Manoj Gupta ◽

Fermin Sanchez

Keyword(s):

Simultaneous Multithreading ◽

Vliw Processors ◽

Download Full-text

Branch prediction techniques for low-power VLIW processors

Proceedings of the 13th ACM Great Lakes Symposium on VLSI - GLSVLSI '03 ◽

10.1145/764808.764866 ◽

2003 ◽

Author(s):

G. Palermo ◽

M. Sam ◽

C. Silvan ◽

V. Zaccari ◽

R. Zafalo

Keyword(s):

Low Power ◽

Branch Prediction ◽

Vliw Processors ◽

Prediction Techniques

Download Full-text

Single-chip multi-processor integrating quadruple 8-way vliw processors with interface timing analysis considering power supply noise

Asia and South Pacific Conference on Design Automation, 2006. ◽

10.1109/aspdac.2006.1594741 ◽

2006 ◽

Author(s):

S. Imai ◽

A. Inoue ◽

M. Matsumura ◽

K. Kawasaki ◽

A. Suga

Keyword(s):

Power Supply ◽

Timing Analysis ◽

Power Supply Noise ◽

Single Chip ◽

Vliw Processors ◽

Download Full-text

An efficient heuristic for instruction scheduling on clustered vliw processors

Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems - CASES '11 ◽

10.1145/2038698.2038707 ◽

2011 ◽

Author(s):

Xuemeng Zhang ◽

Hui Wu ◽

Jingling Xue

Keyword(s):

Instruction Scheduling ◽

Vliw Processors

Download Full-text

Making wide-issue VLIW processors viable on FPGAs

ACM Transactions on Architecture and Code Optimization ◽

10.1145/2086696.2086712 ◽

2012 ◽

Vol 8 (4) ◽

pp. 1-16 ◽

Author(s):

Madhura Purnaprajna ◽

Paolo Ienne

Keyword(s):

Vliw Processors ◽

Download Full-text

Reducing the complexity of instruction-level power models for VLIW processors

Design Automation for Embedded Systems ◽

10.1007/s10617-006-9045-5 ◽

2005 ◽

Vol 10 (1) ◽

pp. 49-67 ◽

Author(s):

A. Bona ◽

M. Sami ◽

D. Sciuto ◽

C. Silvano ◽

V. Zaccaria ◽

...

Keyword(s):

Vliw Processors ◽

Download Full-text

Variable-based multi-module data caches for clustered VLIW processors

14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05) ◽

10.1109/pact.2005.40 ◽

2005 ◽

Author(s):

E. Gibert ◽

J. Abella ◽

J. Sanchez ◽

X. Vera ◽

A. Gonzalez

Keyword(s):

Vliw Processors ◽

Download Full-text

Integrating VLIW Processors with a Network on Chip

Lecture Notes in Computer Science - Embedded Computer Systems: Architectures, Modeling, and Simulation ◽

10.1007/978-3-540-73625-7_2 ◽

2007 ◽

pp. 2-2

Author(s):

Jos Huisken

Keyword(s):

Network On Chip ◽

Vliw Processors ◽

Download Full-text

SMT-SA: Simultaneous Multithreading in Systolic Arrays

IEEE Computer Architecture Letters ◽

10.1109/lca.2019.2924007 ◽

2019 ◽

Vol 18 (2) ◽

pp. 99-102 ◽

Author(s):

Gil Shomron ◽

Tal Horowitz ◽

Uri Weiser

Keyword(s):

Systolic Arrays ◽

Simultaneous Multithreading

Download Full-text

WCET-aware hyper-block construction for clustered VLIW processors

Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems - LCTES 2019 ◽

10.1145/3316482.3326349 ◽

2019 ◽

Author(s):

Xuesong Su ◽

Hui Wu ◽

Jingling Xue

Keyword(s):

Vliw Processors ◽

Block Construction

Download Full-text