Design and Analysis of Power and Area Efficient Novel Concurrent Cellular Automation Logic Block Observer BIST Structure

2020 ◽  
Vol 16 (1) ◽  
pp. 19
Author(s):  
Sandeep Dhariwal ◽  
Ravi Trivedi
Keyword(s):  
Cellular Automation ◽  
Logic Block ◽  
Automation Logic ◽  
Area Efficient

Low-Power and Area-Efficient Approximate Parallel Design Using Bypassing

2019 ◽  
Author(s):  
Anushka Prakash B ◽  
Noah Kiran Nandi ◽  
Marimuthu R ◽  
Balamurugan S ◽  
Duraivel A.N.
Keyword(s):  
Low Power ◽  
Parallel Design ◽  
Area Efficient

Area Efficient Approximate 4–2 Compressor for Multiplier Design

2020 ◽  
Author(s):  
Chinthalgiri Jyothi ◽  
Kuruva Gayathri ◽  
Saranya Karunamurthi ◽  
Sreehari Veeramachaneni ◽  
Noor Mahammad S
Keyword(s):  
Area Efficient

scholarly journals A Self-Powered and Area Efficient SSHI Rectifier for Piezoelectric Harvesters

IEEE Access ◽  
2021 ◽  
Vol 9 ◽  
pp. 117703-117713 ◽  
Author(s):  
Salar Chamanian ◽  
Berkay Ciftci ◽  
Ali Muhtaroglu ◽  
Haluk Kulah
Keyword(s):  
Self Powered ◽  
Area Efficient

Optimizing FPGA logic block architectures for self-repairing hardened arithmetic

2021 ◽  
Author(s):  
A. Valanarasi ◽  
S.M.H. SithiShameem Fathima ◽  
C. Priya ◽  
B. Babu Mohan ◽  
J. Preethipilomina ◽  
...  
Keyword(s):  
Logic Block

Area-Efficient Extended 3-D Inductor Based on TSV Technology for RF Applications

2020 ◽  
pp. 1-10
Author(s):  
Chenbing Qu ◽  
Zhangming Zhu ◽  
Yunfei En ◽  
Liwei Wang ◽  
Xiaoxian Liu
Keyword(s):  
Rf Applications ◽  
Area Efficient
Sign in / Sign up

Export Citation Format

Share Document