FPGA Implementation of a LDPC Decoder using a Reduced Complexity Message Passing Algorithm

2011 ◽  
Vol 6 (1) ◽  
Author(s):  
Vikram Arkalgud Chandrasetty ◽  
Syed Mahfuzul Aziz
Keyword(s):  
Message Passing ◽  
Fpga Implementation ◽  
Ldpc Decoder ◽  
Message Passing Algorithm ◽  
Reduced Complexity

scholarly journals Improvement in the LDPC Error Correction Process Based on FPGA Implementation

2015 ◽  
Vol 1 (1) ◽  
pp. 10
Author(s):  
Tarigan Aditia ◽  
Rita Purnamasari ◽  
Efa Maydhona Saputra
Keyword(s):  
Error Correction ◽  
Channel Coding ◽  
Message Passing ◽  
Fpga Implementation ◽  
Research Purpose ◽  
Correction Process ◽  
Message Passing Algorithm

LDPC is one of channel coding technique which can achieve the nearest to the shannon limit. The focus of this paper is to give improvement for LDPC error correcting process using message passing algorithm. This works used FPGA Cyclon II for implementing the process. This paper worked with two different LDPC matrix, matrix (8, 16) and matrix (24, 48). Matrix (24,48) had wc = 4 and wr = 8. Matrix (8, 16) had wc = 2 and wr = 4. The comparison of these two matrix would present the effects in the error correcting decision for message passing algorithm and the effect for implementing the algorithm on FPGA Cyclon II. This research purpose was to prove message passing algorithm can provide more than one bit error correction.

scholarly journals Cooperative Localization for Mobile Networks: A Distributed Belief Propagation–Mean Field Message Passing Algorithm

2016 ◽  
Vol 23 (6) ◽  
pp. 828-832 ◽  
Author(s):  
Burak Cakmak ◽  
Daniel N. Urup ◽  
Florian Meyer ◽  
Troels Pedersen ◽  
Bernard H. Fleury ◽  
...  
Keyword(s):  
Mobile Networks ◽  
Message Passing ◽  
Belief Propagation ◽  
Mean Field ◽  
Cooperative Localization ◽  
Message Passing Algorithm
Sign in / Sign up

Export Citation Format

Share Document