Design and FPGA Implementation of Systolic Array Architecture for Matrix Multiplication

International Journal of Computer Applications ◽

10.5120/3084-4222 ◽

2011 ◽

Vol 26 (3) ◽

pp. 18-22 ◽

Author(s):

Mahendra Vucha ◽

Arvind Rajawat

Keyword(s):

Systolic Array ◽

Matrix Multiplication ◽

Fpga Implementation ◽

Array Architecture

Download Full-text

An efficient FPGA implementation of QR decomposition using a novel systolic array architecture based on enhanced vectoring CORDIC

2014 International Conference on Field-Programmable Technology (FPT) ◽

10.1109/fpt.2014.7082764 ◽

2014 ◽

Author(s):

Jianfeng Zhang ◽

Paul Chow ◽

Hengzhu Liu

Keyword(s):

Systolic Array ◽

Qr Decomposition ◽

Fpga Implementation ◽

Array Architecture

Download Full-text

Design and Evaluation of a Power-Efficient Approximate Systolic Array Architecture for Matrix Multiplication

2019 IEEE International Workshop on Signal Processing Systems (SiPS) ◽

10.1109/sips47522.2019.9020404 ◽

2019 ◽

Author(s):

Haroon Waris ◽

Chenghua Wang ◽

Weiqiang Liu ◽

Fabrizio Lombardi

Keyword(s):

Systolic Array ◽

Matrix Multiplication ◽

Power Efficient ◽

Array Architecture

Download Full-text

A Novel Systolic Array Architecture for Matrix Multiplication Circuit Design using Carbon Nanotube Technology

International Journal of Computer Applications ◽

10.5120/ijca2017915156 ◽

2017 ◽

Vol 172 (6) ◽

pp. 1-4

Author(s):

Alireza Azimian ◽

Ali Kargaran ◽

Mohammad Tehrani

Keyword(s):

Carbon Nanotube ◽

Circuit Design ◽

Systolic Array ◽

Matrix Multiplication ◽

Array Architecture ◽

Carbon Nanotube Technology

Download Full-text

A three dimensional systolic array architecture for fast matrix multiplication

10.1109/icassp.1984.1172607 ◽

2005 ◽

Author(s):

R. Linderman ◽

W. Ku

Keyword(s):

Systolic Array ◽

Matrix Multiplication ◽

Three Dimensional ◽

Fast Matrix Multiplication ◽

Array Architecture

Download Full-text

Efficient FPGA implementation of qr decomposition using a systolic array architecture

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays - FPGA '08 ◽

10.1145/1344671.1344718 ◽

2008 ◽

Author(s):

Xiaojun Wang ◽

Miriam Leeser

Keyword(s):

Systolic Array ◽

Qr Decomposition ◽

Fpga Implementation ◽

Array Architecture

Download Full-text

FPGA Implementation of Systolic Array Architecture for 3DDWT Optimizing Speed and Power

IOSR Journal of Engineering ◽

10.9790/3021-021043950 ◽

2012 ◽

Vol 02 (10) ◽

pp. 39-50

Author(s):

Prof.C. Chandrasekhar

Keyword(s):

Systolic Array ◽

Fpga Implementation ◽

Array Architecture

Download Full-text

Improved Design and Analyse of Parallel Matrix Multiplication on Systolic Array Matrix

2009 International Conference on Computational Intelligence and Software Engineering ◽

10.1109/cise.2009.5366384 ◽

2009 ◽

Author(s):

Feifei Dong ◽

Sihan Zhang ◽

Cheng Chen

Keyword(s):

Systolic Array ◽

Matrix Multiplication ◽

Improved Design

Download Full-text

FPGA Implementation of Programmable Systolic Array for Sinusoidal Sequence Generation

Communications on Applied Electronics ◽

10.5120/cae2016652048 ◽

2016 ◽

Vol 5 (1) ◽

pp. 6-12

Author(s):

Noor Kareem

Keyword(s):

Systolic Array ◽

Fpga Implementation ◽

Sequence Generation

Download Full-text

A scalable systolic array architecture for the 2D discrete wavelet transform

38th Midwest Symposium on Circuits and Systems. Proceedings ◽

10.1109/mwscas.1995.510290 ◽

2002 ◽

Author(s):

Jijun Chen ◽

M.A. Bayoumi

Keyword(s):

Wavelet Transform ◽

Discrete Wavelet Transform ◽

Systolic Array ◽

Discrete Wavelet ◽

Array Architecture

Download Full-text

A systolic array architecture for the Applebaum-Howells array

IEEE Transactions on Antennas and Propagation ◽

10.1109/8.56974 ◽

1990 ◽

Vol 38 (8) ◽

pp. 1310-1313 ◽

Author(s):

M. Ueno ◽

K. Kawabata ◽

T. Morooka

Keyword(s):

Systolic Array ◽

Array Architecture

Download Full-text