glitch reduction Latest Research Papers

Improved performance 6-bit 3.5 GS/s unary CS-DAC using glitch reduction

International Journal of Electronics Letters ◽

10.1080/21681724.2019.1625965 ◽

2019 ◽

Vol 8 (4) ◽

pp. 401-416

Author(s):

Anshu Gupta ◽

Lalita Gupta

Keyword(s):

Improved Performance ◽

Glitch Reduction

Download Full-text

Review and Analysis of Glitch Reduction for Low Power VLSI Circuits

International Journal for Research in Applied Science and Engineering Technology ◽

10.22214/ijraset.2017.11201 ◽

2017 ◽

Vol V (XI) ◽

pp. 1386-1390 ◽

Cited By ~ 2

Author(s):

Somashekhar Malipatil

Keyword(s):

Low Power ◽

Vlsi Circuits ◽

Glitch Reduction

Download Full-text

A current average control method for transient-glitch reduction in variable frequency DC-DC converters

2017 IEEE International Symposium on Circuits and Systems (ISCAS) ◽

10.1109/iscas.2017.8050586 ◽

2017 ◽

Author(s):

Hsin-Shu Chen ◽

Jia-Nan Tai ◽

Yi-Jan Emery Chen ◽

Jau-Horng Chen

Keyword(s):

Control Method ◽

Variable Frequency ◽

Average Control ◽

Glitch Reduction ◽

A Current

Download Full-text

Study of Gray code input DAC using MOSFETs for glitch reduction

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) ◽

10.1109/icsict.2016.7998849 ◽

2016 ◽

Cited By ~ 1

Author(s):

Gopal Adhikari ◽

Richen Jiang ◽

Haruo Kobayashi

Keyword(s):

Gray Code ◽

Glitch Reduction

Download Full-text

Method of glitch reduction in DAC with weight redundancy

10.1117/12.2229045 ◽

2015 ◽

Cited By ~ 3

Author(s):

Olexiy D. Azarov ◽

Olexander G. Murashchenko ◽

Olexander I. Chernyak ◽

Andrzej Smolarz ◽

Gulzhan Kashaganova

Keyword(s):

Glitch Reduction

Download Full-text

A novel glitch reduction circuitry for binary-weighted DAC

2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) ◽

10.1109/apccas.2014.7032764 ◽

2014 ◽

Cited By ~ 1

Author(s):

Fang-Ting Chou ◽

Chia-Min Chen ◽

Zong-Yi Chen ◽

Chung-Chih Hung

Keyword(s):

Glitch Reduction ◽

Binary Weighted

Download Full-text

A REVIEW ON GLITCH REDUCTION TECHNIQUES

International Journal of Research in Engineering and Technology ◽

10.15623/ijret.2014.0302026 ◽

2014 ◽

Vol 03 (02) ◽

pp. 145-148 ◽

Cited By ~ 4

Author(s):

Vikas .

Keyword(s):

Reduction Techniques ◽

Glitch Reduction

Download Full-text

Novel glitch reduction techniques for ultra-low power digital design

2013 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2013.6863960 ◽

2013 ◽

Cited By ~ 1

Author(s):

Weidong Sun ◽

Ken Choi

Keyword(s):

Low Power ◽

Digital Design ◽

Ultra Low Power ◽

Reduction Techniques ◽

Glitch Reduction

Download Full-text

PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess

2009 International Conference on Field-Programmable Technology ◽

10.1109/fpt.2009.5377666 ◽

2009 ◽

Cited By ~ 5

Author(s):

Xiao Dong ◽

Guy G.F. Lemieux

Keyword(s):

Clock Skew ◽

Clock Skew Scheduling ◽

Glitch Reduction

Download Full-text

Glitch reduction in digit-serial recursive filters using retiming

10.1109/icecs.2005.4633549 ◽

2005 ◽

Author(s):

Krister Landernas ◽

Johnny Holmberg ◽

Mark Vesterbacka

Keyword(s):

Recursive Filters ◽

Glitch Reduction

Download Full-text

glitch reduction
Recently Published Documents

TOTAL DOCUMENTS

H-INDEX

Improved performance 6-bit 3.5 GS/s unary CS-DAC using glitch reduction

Review and Analysis of Glitch Reduction for Low Power VLSI Circuits

A current average control method for transient-glitch reduction in variable frequency DC-DC converters

Study of Gray code input DAC using MOSFETs for glitch reduction

Method of glitch reduction in DAC with weight redundancy

A novel glitch reduction circuitry for binary-weighted DAC

A REVIEW ON GLITCH REDUCTION TECHNIQUES

Novel glitch reduction techniques for ultra-low power digital design

PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess

Glitch reduction in digit-serial recursive filters using retiming

Export Citation Format

glitch reductionRecently Published Documents

TOTAL DOCUMENTS

H-INDEX

Improved performance 6-bit 3.5 GS/s unary CS-DAC using glitch reduction

Review and Analysis of Glitch Reduction for Low Power VLSI Circuits

A current average control method for transient-glitch reduction in variable frequency DC-DC converters

Study of Gray code input DAC using MOSFETs for glitch reduction

Method of glitch reduction in DAC with weight redundancy

A novel glitch reduction circuitry for binary-weighted DAC

A REVIEW ON GLITCH REDUCTION TECHNIQUES

Novel glitch reduction techniques for ultra-low power digital design

PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess

Glitch reduction in digit-serial recursive filters using retiming

glitch reduction
Recently Published Documents