[1990] Proceedings of the International Conference on Application Specific Array Processors
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc. Press

0818690895

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

The Logic Description Generator

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145448 ◽

2002 ◽

Cited By ~ 6

Author(s):

M.B. Gokhale ◽

A. Kopser ◽

S.P. Lucas ◽

R.G. Minnich

Keyword(s):

Logic Description

Download Full-text

A graph-based approach to map matrix algorithms onto local-access processor arrays

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145499 ◽

2002 ◽

Cited By ~ 3

Author(s):

J.H. Moreno ◽

T. Lang

Keyword(s):

Matrix Algorithms ◽

Processor Arrays ◽

Local Access

Download Full-text

Dynamic systolic associative memory chip

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145484 ◽

2002 ◽

Cited By ~ 2

Author(s):

G.J. Lipovski

Keyword(s):

Associative Memory ◽

Memory Chip

Download Full-text

Testing a motion estimator array

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145507 ◽

2002 ◽

Cited By ~ 4

Author(s):

W.P. Marnane ◽

W.R. Moore

Download Full-text

A real-time software programmable processor for HDTV and stereo scope signals

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145459 ◽

2002 ◽

Cited By ~ 1

Author(s):

T. Nishitani ◽

I. Tamitani ◽

H. Harasaki ◽

M. Yano

Keyword(s):

Real Time

Download Full-text

Implementation of systolic algorithms using pipelined functional units

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145464 ◽

2002 ◽

Cited By ~ 1

Author(s):

M. Valero-Garcia ◽

J.J. Navarro ◽

J.M. Llaberia ◽

M. Valero

Keyword(s):

Functional Units ◽

Systolic Algorithms

Download Full-text

Spacetime-minimal systolic architectures for Gaussian elimination and the algebraic path problem

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145509 ◽

2002 ◽

Cited By ~ 13

Author(s):

A. Benaini ◽

Y. Robert

Keyword(s):

Gaussian Elimination

Download Full-text

A fault-tolerant two-dimensional sorting network

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145469 ◽

2002 ◽

Cited By ~ 4

Author(s):

J.G. Krammer ◽

H. Arif

Keyword(s):

Fault Tolerant ◽

Two Dimensional ◽

Sorting Network

Download Full-text

Digit-serial DSP architectures

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145471 ◽

2002 ◽

Cited By ~ 14

Author(s):

K.K. Parhi ◽

C.Y. Wang

Download Full-text

An analog VLSI array processor for classical and connectionist AI

[1990] Proceedings of the International Conference on Application Specific Array Processors ◽

10.1109/asap.1990.145473 ◽

2002 ◽

Cited By ~ 4

Author(s):

J.W. Mills ◽

C.A. Daffinger

Keyword(s):

Analog Vlsi ◽

Array Processor ◽

Vlsi Array

Download Full-text

[1990] Proceedings of the International Conference on Application Specific Array ProcessorsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc. Press

The Logic Description Generator

A graph-based approach to map matrix algorithms onto local-access processor arrays

Dynamic systolic associative memory chip

Testing a motion estimator array

A real-time software programmable processor for HDTV and stereo scope signals

Implementation of systolic algorithms using pipelined functional units

Spacetime-minimal systolic architectures for Gaussian elimination and the algebraic path problem

A fault-tolerant two-dimensional sorting network

Digit-serial DSP architectures

An analog VLSI array processor for classical and connectionist AI

[1990] Proceedings of the International Conference on Application Specific Array Processors
Latest Publications