ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
Latest Publications
TOTAL DOCUMENTS
70
(FIVE YEARS 70)
H-INDEX
10
(FIVE YEARS 10)
Published By IEEE
9781728114446
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
The Accelerator Wall: Limits of Chip Specialization
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00023
◽
2019
◽
Cited By ~ 6
Author(s):
Adi Fuchs
◽
David Wentzlaff
Download Full-text
A Hybrid Framework for Fast and Accurate GPU Performance Estimation through Source-Level Analysis and Trace-Based Simulation
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00062
◽
2019
◽
Cited By ~ 6
Author(s):
Xiebing Wang
◽
Kai Huang
◽
Alois Knoll
◽
Xuehai Qian
Keyword(s):
Performance Estimation
◽
Hybrid Framework
◽
Source Level
◽
Level Analysis
Download Full-text
Understanding the Future of Energy Efficiency in Multi-Module GPUs
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00063
◽
2019
◽
Cited By ~ 4
Author(s):
Akhil Arunkumar
◽
Evgeny Bolotin
◽
David Nellans
◽
Carole-Jean Wu
Keyword(s):
Energy Efficiency
◽
The Future
Download Full-text
Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00051
◽
2019
◽
Cited By ~ 10
Author(s):
Abanti Basak
◽
Shuangchen Li
◽
Xing Hu
◽
Sang Min Oh
◽
Xinfeng Xie
◽
...
Keyword(s):
Memory Hierarchy
◽
Graph Processing
Download Full-text
Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00014
◽
2019
◽
Author(s):
Marti Anglada
◽
Enrique de Lucas
◽
Joan-Manuel Parcerisa
◽
Juan L. Aragon
◽
Pedro Marcuello
◽
...
Download Full-text
Bit Prudent In-Cache Acceleration of Deep Convolutional Neural Networks
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00029
◽
2019
◽
Cited By ~ 10
Author(s):
Xiaowei Wang
◽
Jiecao Yu
◽
Charles Augustine
◽
Ravi Iyer
◽
Reetuparna Das
Keyword(s):
Neural Networks
◽
Convolutional Neural Networks
◽
Deep Convolutional Neural Networks
Download Full-text
Resilient Low Voltage Accelerators for High Energy Efficiency
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00034
◽
2019
◽
Cited By ~ 9
Author(s):
Nandhini Chandramoorthy
◽
Karthik Swaminathan
◽
Martin Cochet
◽
Arun Paidimarri
◽
Schuyler Eldridge
◽
...
Keyword(s):
Energy Efficiency
◽
Low Voltage
◽
High Energy
◽
High Energy Efficiency
Download Full-text
Keynote Abstracts
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00-44
◽
2019
◽
Download Full-text
NAND-Net: Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00017
◽
2019
◽
Cited By ~ 10
Author(s):
Hyeonuk Kim
◽
Jaehyeong Sim
◽
Yeongjae Choi
◽
Lee-Sup Kim
Keyword(s):
Neural Networks
◽
Computational Complexity
◽
Memory Processing
Download Full-text
BRB: Mitigating Branch Predictor Side-Channels.
2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)
◽
10.1109/hpca.2019.00058
◽
2019
◽
Cited By ~ 1
Author(s):
Ilias Vougioukas
◽
Nikos Nikoleris
◽
Andreas Sandberg
◽
Stephan Diestelhorst
◽
Bashir M. Al-Hashimi
◽
...
Keyword(s):
Side Channels
◽
Branch Predictor
Download Full-text
Load More ...
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close