38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0769524400

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Efficient Use of Invisible Registers in Thumb Code

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.19 ◽

2006 ◽

Cited By ~ 5

Author(s):

A. Krishnaswamy ◽

R. Gupta

Get full-text (via PubEx)

Continuous Path and Edge Profiling

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.16 ◽

2006 ◽

Cited By ~ 17

Author(s):

M.D. Bond ◽

K.S. McKinley

Keyword(s):

Continuous Path

Get full-text (via PubEx)

"Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.1 ◽

2006 ◽

Cited By ~ 17

Author(s):

R.D. Barnes ◽

Shane Ryoo ◽

Wen-mei W. Hwu

Keyword(s):

High Power

Get full-text (via PubEx)

Automatic Thread Extraction with Decoupled Software Pipelining

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.13 ◽

2006 ◽

Cited By ~ 126

Author(s):

G. Ottoni ◽

R. Rangan ◽

A. Stoler ◽

D.I. August

Keyword(s):

Software Pipelining

Get full-text (via PubEx)

Store Memory-Level Parallelism Optimizations for Commercial Applications

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.31 ◽

2006 ◽

Cited By ~ 11

Author(s):

Yuan Chou ◽

L. Spracklen ◽

S.G. Abraham

Keyword(s):

Commercial Applications ◽

Level Parallelism

Get full-text (via PubEx)

Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.11 ◽

2006 ◽

Cited By ~ 16

Author(s):

O. Mutlu ◽

Hyesoon Kim ◽

Y.N. Patt

Keyword(s):

Memory Allocation ◽

Allocation Patterns ◽

Runahead Execution

Get full-text (via PubEx)

Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.18 ◽

2006 ◽

Cited By ~ 18

Author(s):

Jiwei Lu ◽

A. Das ◽

Wei-Chung Hsu ◽

Khoa Nguyen ◽

S.G. Abraham

Keyword(s):

The Sun

Get full-text (via PubEx)

Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.15 ◽

2006 ◽

Cited By ~ 18

Author(s):

M. Kyrman ◽

N. Kyrman ◽

J.F. Martynez

Keyword(s):

Chip Multiprocessors ◽

Resource Recycling

Get full-text (via PubEx)

Thermal Management of On-Chip Caches Through Power Density Minimization

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.36 ◽

2006 ◽

Cited By ~ 3

Author(s):

Ja Chun Ku ◽

S. Ozdemir ◽

G. Memik ◽

Y. Ismail

Keyword(s):

Thermal Management ◽

Power Density ◽

On Chip

Get full-text (via PubEx)

Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05) ◽

10.1109/micro.2005.27 ◽

2006 ◽

Cited By ~ 1

Author(s):

S. Hines ◽

G. Tyson ◽

D. Whalley

Keyword(s):

Instruction Fetch

Get full-text (via PubEx)

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Efficient Use of Invisible Registers in Thumb Code

Continuous Path and Edge Profiling

"Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense

Automatic Thread Extraction with Decoupled Software Pipelining

Store Memory-Level Parallelism Optimizations for Commercial Applications

Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns

Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor

Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors

Thermal Management of On-Chip Caches Through Power Density Minimization

Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows

38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05)
Latest Publications