2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781467361361, 9781467361354, 9781467361347

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Indoor energy harvesting using photovoltaic cell for battery recharging

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549821 ◽

2013 ◽

Cited By ~ 5

Author(s):

Hong-Yi Huang ◽

C. O. Mocorro ◽

J. Pinaso ◽

Kuo-Hsing Cheng

Keyword(s):

Energy Harvesting ◽

Photovoltaic Cell

Download Full-text

Efficient automated speedpath debugging

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549787 ◽

2013 ◽

Cited By ~ 7

Author(s):

M. Dehbashi ◽

G. Fey

Download Full-text

Towards hardware architecture for memory efficient IPv4/IPv6 Lookup in 100 Gbps networks

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549798 ◽

2013 ◽

Cited By ~ 1

Author(s):

J. Matousek ◽

M. Skacan ◽

J. Korenek

Keyword(s):

Hardware Architecture ◽

Memory Efficient

Download Full-text

Enhanced fault-tolerant Network-on-Chip architecture using hierarchical agents

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549806 ◽

2013 ◽

Cited By ~ 2

Author(s):

M. Valinataj ◽

P. Liljeberg ◽

J. Plosila

Keyword(s):

Fault Tolerant ◽

Network On Chip ◽

On Chip

Download Full-text

On the on-line functional test of the Reorder Buffer memory in superscalar processors

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549785 ◽

2013 ◽

Cited By ~ 4

Author(s):

S. Di Carlo ◽

E. Sanchez ◽

Matteo Sonza Reorda

Keyword(s):

Functional Test ◽

Superscalar Processors ◽

Buffer Memory ◽

On Line

Download Full-text

A GHz full-division-range programmable divider with output duty-cycle improved

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549793 ◽

2013 ◽

Author(s):

Yu-Lung Lo ◽

Jhih-Wei Tsai ◽

Han-Ying Liu ◽

Wei-Bin Yang

Keyword(s):

Duty Cycle

Download Full-text

Fault collapsing of multi-conditional faults

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549786 ◽

2013 ◽

Cited By ~ 1

Author(s):

R. Krenz-Baath ◽

A. Glowatz ◽

F. Hapke

Download Full-text

Numerical method for DC fault analysis simplification and simulation time reduction

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549811 ◽

2013 ◽

Cited By ~ 3

Author(s):

J. Brenkus ◽

V. Stopjakova ◽

G. Gyepes

Keyword(s):

Numerical Method ◽

Fault Analysis ◽

Dc Fault ◽

Time Reduction ◽

Simulation Time

Download Full-text

Multiobjective evolution of approximate multiple constant multipliers

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) ◽

10.1109/ddecs.2013.6549800 ◽

2013 ◽

Cited By ~ 4

Author(s):

J. Petrlik ◽

L. Sekanina

Download Full-text

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Indoor energy harvesting using photovoltaic cell for battery recharging

Efficient automated speedpath debugging

Towards hardware architecture for memory efficient IPv4/IPv6 Lookup in 100 Gbps networks

Enhanced fault-tolerant Network-on-Chip architecture using hierarchical agents

On the on-line functional test of the Reorder Buffer memory in superscalar processors

A GHz full-division-range programmable divider with output duty-cycle improved

Sponsors

Fault collapsing of multi-conditional faults

Numerical method for DC fault analysis simplification and simulation time reduction

Multiobjective evolution of approximate multiple constant multipliers

Export Citation Format

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Indoor energy harvesting using photovoltaic cell for battery recharging

Efficient automated speedpath debugging

Towards hardware architecture for memory efficient IPv4/IPv6 Lookup in 100 Gbps networks

Enhanced fault-tolerant Network-on-Chip architecture using hierarchical agents

On the on-line functional test of the Reorder Buffer memory in superscalar processors

A GHz full-division-range programmable divider with output duty-cycle improved

Sponsors

Fault collapsing of multi-conditional faults

Numerical method for DC fault analysis simplification and simulation time reduction

Multiobjective evolution of approximate multiple constant multipliers

2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
Latest Publications