2018 19th International Symposium on Quality Electronic Design (ISQED)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781538612149

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Verification methodology to guarantee low routing resistance to well taps

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357297 ◽

2018 ◽

Author(s):

Mohammed Fakhruddin ◽

Kuok-Khian Lo ◽

James Karp ◽

Michael J. Hart ◽

Min-Hsing P. Chen

Keyword(s):

Verification Methodology

Get full-text (via PubEx)

Dynamic NoC platform for varied application needs

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357293 ◽

2018 ◽

Cited By ~ 4

Author(s):

Sidhartha Sankar Rout ◽

Hemanta Kumar Mondai ◽

Rohan Juneja ◽

Sri Harsha Gade ◽

Sujay Deb

Get full-text (via PubEx)

A loop structure optimization targeting high-level synthesis of fast number theoretic transform

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357273 ◽

2018 ◽

Cited By ~ 3

Author(s):

Kazushi Kawamura ◽

Masao Yanagisawa ◽

Nozomu Togawa

Keyword(s):

Structure Optimization ◽

High Level Synthesis ◽

Loop Structure ◽

High Level

Get full-text (via PubEx)

On the write energy of non-volatile resistive crossbar arrays with selectors

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357285 ◽

2018 ◽

Cited By ~ 2

Author(s):

Albert Ciprut ◽

Eby G. Friedman

Get full-text (via PubEx)

Recognition of regular layout structures

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357268 ◽

2018 ◽

Cited By ~ 1

Author(s):

Yu-Cheng Chiang ◽

Shr-Cheng Tsai ◽

Rung-Bin Lin

Get full-text (via PubEx)

Back-bias generator for post-fabrication threshold voltage tuning applications in 22nm FD-SOI process

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357299 ◽

2018 ◽

Author(s):

Arif Siddiqi ◽

Navneet Jain ◽

Mahbub Rashed

Keyword(s):

Threshold Voltage ◽

Voltage Tuning

Get full-text (via PubEx)

Parasitic-aware gm/ID-based many-objective analog/RF circuit sizing

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357272 ◽

2018 ◽

Author(s):

Tuotian Liao ◽

Lihong Zhang

Keyword(s):

Circuit Sizing ◽

Rf Circuit

Get full-text (via PubEx)

A hardware-friendly algorithm for scalable training and deployment of dimensionality reduction models on FPGA

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357319 ◽

2018 ◽

Cited By ~ 2

Author(s):

Mahdi Nazemi ◽

Amir Erfan Eshratifar ◽

Massoud Pedram

Keyword(s):

Dimensionality Reduction

Get full-text (via PubEx)

Comparative study and prediction modeling of photonic ring Network on Chip architectures

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357275 ◽

2018 ◽

Author(s):

Sara Karimi ◽

Jelena Trajkovic

Keyword(s):

Comparative Study ◽

Network On Chip ◽

Ring Network ◽

Prediction Modeling ◽

On Chip

Get full-text (via PubEx)

Concolic testing of SystemC designs

2018 19th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2018.8357256 ◽

2018 ◽

Cited By ~ 2

Author(s):

Bin Lin ◽

Kai Cong ◽

Zhenkun Yang ◽

Zhigang Liao ◽

Tao Zhan ◽

...

Keyword(s):

Concolic Testing

Get full-text (via PubEx)

2018 19th International Symposium on Quality Electronic Design (ISQED)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Verification methodology to guarantee low routing resistance to well taps

Dynamic NoC platform for varied application needs

A loop structure optimization targeting high-level synthesis of fast number theoretic transform

On the write energy of non-volatile resistive crossbar arrays with selectors

Recognition of regular layout structures

Back-bias generator for post-fabrication threshold voltage tuning applications in 22nm FD-SOI process

Parasitic-aware gm/ID-based many-objective analog/RF circuit sizing

A hardware-friendly algorithm for scalable training and deployment of dimensionality reduction models on FPGA

Comparative study and prediction modeling of photonic ring Network on Chip architectures

Concolic testing of SystemC designs

2018 19th International Symposium on Quality Electronic Design (ISQED)
Latest Publications