Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

9781450311557

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Saturating the transceiver bandwidth

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145706 ◽

2012 ◽

Cited By ~ 10

Author(s):

Zefu Dai ◽

Jianwen Zhu

Download Full-text

A field programmable array core for image processing (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145743 ◽

2012 ◽

Author(s):

Declan Walsh ◽

Piotr Dudek

Keyword(s):

Image Processing ◽

Field Programmable

Download Full-text

Dataflow-driven execution control in a coarse-grained reconfigurable array (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145755 ◽

2012 ◽

Author(s):

Robin Panda ◽

Scott Hauck

Keyword(s):

Coarse Grained ◽

Reconfigurable Array

Download Full-text

Efficient in-system RTL verification and debugging using FPGAs (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145753 ◽

2012 ◽

Author(s):

Proshanta Saha ◽

Chuck Haymes ◽

Ralph Bellofatto ◽

Bernard Brezzo ◽

Mohit Kapur ◽

...

Download Full-text

Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145749 ◽

2012 ◽

Author(s):

Juinn-Dar Huang ◽

Ya-Shih Huang ◽

Mi-Yu Hsu ◽

Han-Yuan Chang

Keyword(s):

Heat Dissipation ◽

Logic Block ◽

Block Placement ◽

Lateral Heat

Download Full-text

Constraint-driven automatic generation of interconnect for partially reconfigurable architectures (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145748 ◽

2012 ◽

Author(s):

André Seffrin ◽

Sorin A. Huss

Keyword(s):

Automatic Generation ◽

Reconfigurable Architectures

Download Full-text

Analyzing and predicting the impact of CAD algorithm noise on FPGA speed performance and power

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145711 ◽

2012 ◽

Cited By ~ 5

Author(s):

Warren Shum ◽

Jason H. Anderson

Keyword(s):

Speed Performance ◽

The Impact

Download Full-text

Rethinking FPGAs

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145715 ◽

2012 ◽

Cited By ~ 16

Author(s):

Hadi Parandeh-Afshar ◽

Hind Benbihi ◽

David Novo ◽

Paolo Ienne

Download Full-text

Limit study of energy & delay benefits of component-specific routing

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145710 ◽

2012 ◽

Cited By ~ 13

Author(s):

Nikil Mehta ◽

Raphael Rubin ◽

Andre DeHon

Download Full-text

The VTR project

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12 ◽

10.1145/2145694.2145708 ◽

2012 ◽

Cited By ~ 157

Author(s):

Jonathan Rose ◽

Jason Luu ◽

Chi Wai Yu ◽

Opal Densmore ◽

Jeffrey Goeders ◽

...

Download Full-text

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Saturating the transceiver bandwidth

A field programmable array core for image processing (abstract only)

Dataflow-driven execution control in a coarse-grained reconfigurable array (abstract only)

Efficient in-system RTL verification and debugging using FPGAs (abstract only)

Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only)

Constraint-driven automatic generation of interconnect for partially reconfigurable architectures (abstract only)

Analyzing and predicting the impact of CAD algorithm noise on FPGA speed performance and power

Rethinking FPGAs

Limit study of energy & delay benefits of component-specific routing

The VTR project

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays - FPGA '12
Latest Publications