2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Latest Publications

TOTAL DOCUMENTS

126

(FIVE YEARS 126)

H-INDEX

3

(FIVE YEARS 3)

Published By IEEE

9781728133911

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Machine Learning-Based Processor Adaptability Targeting Energy, Performance, and Reliability

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00037 ◽

2019 ◽

Author(s):

Anderson Luiz Sartor ◽

Pedro Henrique Exenberger Becker ◽

Stephan Wong ◽

Radu Marculescu ◽

Antonio Carlos Schneider Beck

Keyword(s):

Machine Learning ◽

Energy Performance

Download Full-text

Copyright Page

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00003 ◽

2019 ◽

Download Full-text

Using Harmonized Parabolic Synthesis to Implement a Single-Precision Floating-Point Square Root Unit

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00116 ◽

2019 ◽

Author(s):

Suleyman Savas ◽

Yassin Atwa ◽

Tomas Nordstrom ◽

Zain Ul-Abdin

Keyword(s):

Floating Point ◽

Square Root ◽

Single Precision

Download Full-text

A Case Study On Approximate FPGA Design With an Open-Source Image Processing Platform

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00074 ◽

2019 ◽

Author(s):

Yunxiang Zhang ◽

Xiaokun Yang ◽

Lei Wu ◽

Jean H. Andrian

Keyword(s):

Image Processing ◽

Open Source ◽

Source Image ◽

Fpga Design ◽

Processing Platform

Download Full-text

ISVLSI Steering Committee

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00008 ◽

2019 ◽

Keyword(s):

Steering Committee

Download Full-text

Hardware Implementation of Improved Fast-SSC-Flip Decoder for Polar Codes

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00109 ◽

2019 ◽

Author(s):

Jing Zeng ◽

Yangcan Zhou ◽

Jun Lin ◽

Zhongfeng Wang

Keyword(s):

Hardware Implementation ◽

Download Full-text

IDE Development, Logic Synthesis and Buffer/Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00042 ◽

2019 ◽

Author(s):

Ruizhe Cai ◽

Xiaolong Ma ◽

Olivia Chen ◽

Ao Ren ◽

Ning Liu ◽

...

Keyword(s):

Logic Synthesis ◽

Superconducting Circuits ◽

Download Full-text

Countering Botnet of Things using Blockchain-Based Authenticity Framework

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00112 ◽

2019 ◽

Author(s):

Pinchen Cui ◽

Ujjwal Guin

Download Full-text

ASSET: Architectures for Smart Security of Non-Volatile Memories

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00070 ◽

2019 ◽

Author(s):

Shivam Swami ◽

Kartik Mohanram

Download Full-text

Time-Constrained Sample Preparation Algorithm for Reactant Minimization on Digital Microfluidic Biochips

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00083 ◽

2019 ◽

Author(s):

Ling-Yen Song ◽

Yu-Ying Li ◽

Yung-Chun Lei ◽

Juinn-Dar Huang

Keyword(s):

Sample Preparation ◽

Microfluidic Biochips ◽

Digital Microfluidic

Download Full-text