2020 30th International Conference on Field-Programmable Logic and Applications (FPL)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781728199023

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Organizing Committee

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00007 ◽

2020 ◽

Preface

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00005 ◽

2020 ◽

X-Attack: Remote Activation of Satisfiability Don't-Care Hardware Trojans on Shared FPGAs

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00039 ◽

2020 ◽

Cited By ~ 1

Author(s):

Dina G. Mahmoud ◽

Wei Hu ◽

Mirjana Stojilovic

Keyword(s):

Hardware Trojans

Automated Design of FPGAs Facilitated by Cycle-Free Routing

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00042 ◽

2020 ◽

Author(s):

Ang Li ◽

Ting-Jung Chang ◽

David Wentzlaff

Keyword(s):

Automated Design

FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00057 ◽

2020 ◽

Author(s):

Shashwat Shrivastava ◽

Ziaul Choudhury ◽

Shashwat Khandelwal ◽

Suresh Purini

Keyword(s):

Stereo Vision ◽

Global Matching

TTA-SIMD Soft Core Processors

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00023 ◽

2020 ◽

Author(s):

Kati Tervo ◽

Samawat Malik ◽

Topi Leppanen ◽

Pekka Jaaskelainen

Keyword(s):

Soft Core

A Digital Root Based Modular Reduction Technique for Power Efficient, Fault Tolerance in FPGAs

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00063 ◽

2020 ◽

Author(s):

Richard Dorrance ◽

Andrey Belogolovy ◽

Hechen Wang ◽

Xue Zhang

Keyword(s):

Fault Tolerance ◽

Reduction Technique ◽

Power Efficient

High Bandwidth Memory on FPGAs: A Data Analytics Perspective

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00013 ◽

2020 ◽

Cited By ~ 1

Author(s):

Kaan Kara ◽

Christoph Hagleitner ◽

Dionysios Diamantopoulos ◽

Dimitris Syrivelis ◽

Gustavo Alonso

Keyword(s):

Data Analytics ◽

High Bandwidth

Sponsors and Organizers

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00012 ◽

2020 ◽

Demonstrating Reduced-Voltage FPGA-Based Neural Network Acceleration for Power-Efficiency

2020 30th International Conference on Field-Programmable Logic and Applications (FPL) ◽

10.1109/fpl50879.2020.00076 ◽

2020 ◽

Author(s):

Erhan Baturay Onural ◽

Ismail Emir Yuksel ◽

Behzad Salami

Keyword(s):

Neural Network ◽

Power Efficiency

2020 30th International Conference on Field-Programmable Logic and Applications (FPL)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Organizing Committee

Preface

X-Attack: Remote Activation of Satisfiability Don't-Care Hardware Trojans on Shared FPGAs

Automated Design of FPGAs Facilitated by Cycle-Free Routing

FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation

TTA-SIMD Soft Core Processors

A Digital Root Based Modular Reduction Technique for Power Efficient, Fault Tolerance in FPGAs

High Bandwidth Memory on FPGAs: A Data Analytics Perspective

Sponsors and Organizers

Demonstrating Reduced-Voltage FPGA-Based Neural Network Acceleration for Power-Efficiency

2020 30th International Conference on Field-Programmable Logic and Applications (FPL)
Latest Publications