2007 Design, Automation & Test in Europe Conference & Exhibition
Latest Publications

TOTAL DOCUMENTS

304

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9783981080124

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Design methods for Security and Trust

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364671 ◽

2007 ◽

Cited By ~ 16

Author(s):

Ingrid Verbauwhede ◽

Patrick Schaumont

Keyword(s):

Design Methods

Download Full-text

An FPGA Based All-Digital Transmitter with Radio Frequency Output for Software Defined Radio

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364561 ◽

2007 ◽

Cited By ~ 25

Author(s):

Zhuan Ye ◽

John Grosspietsch ◽

Gokhan Memik

Keyword(s):

Radio Frequency ◽

Software Defined Radio ◽

Frequency Output ◽

Digital Transmitter

Download Full-text

Efficient Testbench Code Synthesis for a Hardware Emulator System

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364405 ◽

2007 ◽

Cited By ~ 13

Author(s):

I. Mavroidis ◽

I. Papaefstathiou

Keyword(s):

Hardware Emulator

Download Full-text

Portable Multimedia SoC Design: a Global Challenge

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364395 ◽

2007 ◽

Cited By ~ 1

Author(s):

Maurizio Paganini ◽

Georg Kimmich ◽

Stephane Ducrey ◽

Guilhem Caubit ◽

Vincent Coeffe

Keyword(s):

Global Challenge

Download Full-text

Hardware Scheduling Support in SMP Architectures

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364666 ◽

2007 ◽

Cited By ~ 14

Author(s):

Andre C. Nacul ◽

Francesco Regazzoni ◽

Marcello Lajolo

Keyword(s):

Hardware Scheduling

Download Full-text

Task Scheduling for Reliable Cache Architectures of Multiprocessor Systems

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364511 ◽

2007 ◽

Cited By ~ 9

Author(s):

Makoto Sugihara ◽

Tohru Ishihara ◽

Kazuaki Murakami

Keyword(s):

Task Scheduling ◽

Multiprocessor Systems

Download Full-text

Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364407 ◽

2007 ◽

Cited By ~ 5

Author(s):

Shireesh Verma ◽

Ian G. Harris ◽

Kiran Ramineni

Keyword(s):

Automatic Generation ◽

Functional Coverage ◽

Coverage Models

Download Full-text

SoC Testing Using LFSR Reseeding, and Scan-Slice- Based TAM Optimization and Test Scheduling

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364591 ◽

2007 ◽

Cited By ~ 6

Author(s):

Zhanglei Wang ◽

Krishnendu Chakrabarty ◽

Seongmoon Wang

Keyword(s):

Test Scheduling ◽

Soc Testing ◽

Lfsr Reseeding

Download Full-text

Middleware Design Optimization of Wireless Protocols Based on the Exploitation of Dynamic Input Patterns

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364430 ◽

2007 ◽

Cited By ~ 1

Author(s):

Stylianos Mamagkakis ◽

Dimitrios Soudris ◽

Francky Catthoor

Keyword(s):

Design Optimization ◽

Wireless Protocols

Download Full-text

RECOPS: Reconfiguring Programmable Devices for Military Hardware Electronics

2007 Design, Automation & Test in Europe Conference & Exhibition ◽

10.1109/date.2007.364423 ◽

2007 ◽

Author(s):

Philippe Manet ◽

Daniel Maufroid ◽

Leonardo Tosi ◽

Marco di Ciano ◽

Olivier Mulertt ◽

...

Keyword(s):

Programmable Devices

Download Full-text

2007 Design, Automation & Test in Europe Conference & ExhibitionLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Design methods for Security and Trust

An FPGA Based All-Digital Transmitter with Radio Frequency Output for Software Defined Radio

Efficient Testbench Code Synthesis for a Hardware Emulator System

Portable Multimedia SoC Design: a Global Challenge

Hardware Scheduling Support in SMP Architectures

Task Scheduling for Reliable Cache Architectures of Multiprocessor Systems

Automatic Generation of Functional Coverage Models from Behavioral Verilog Descriptions

SoC Testing Using LFSR Reseeding, and Scan-Slice- Based TAM Optimization and Test Scheduling

Middleware Design Optimization of Wireless Protocols Based on the Exploitation of Dynamic Input Patterns

RECOPS: Reconfiguring Programmable Devices for Military Hardware Electronics

2007 Design, Automation & Test in Europe Conference & Exhibition
Latest Publications