Prototyping environment for dynamically reconfigurable logic

Field-Programmable Logic and Applications - Lecture Notes in Computer Science ◽

10.1007/3-540-60294-1_135 ◽

1995 ◽

pp. 409-418 ◽

Cited By ~ 5

Author(s):

Patrick Lysaght ◽

Hugh Dick ◽

Gordon McGregor ◽

David McConnell ◽

Jonathan Stockwood

Keyword(s):

Reconfigurable Logic ◽

Dynamically Reconfigurable

Download Full-text

Architectural synthesis techniques for dynamically reconfigurable logic

Lecture Notes in Computer Science - Field-Programmable Logic Smart Applications, New Paradigms and Compilers ◽

10.1007/3-540-61730-2_31 ◽

1996 ◽

pp. 290-296 ◽

Cited By ~ 12

Author(s):

Milan Vasilko ◽

Djamel Ait-Boudaoud

Keyword(s):

Reconfigurable Logic ◽

Dynamically Reconfigurable ◽

Synthesis Techniques ◽

Architectural Synthesis

Download Full-text

Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic

Field-Programmable Logic and Applications - Lecture Notes in Computer Science ◽

10.1007/3-540-63465-7_223 ◽

1997 ◽

pp. 183-192 ◽

Cited By ~ 7

Author(s):

Patrick Lysaght

Keyword(s):

Expert System ◽

A Priori ◽

Reconfigurable Logic ◽

Dynamically Reconfigurable ◽

A Priori Estimation

Download Full-text

Dynamically reconfigurable logic LSI-PCA-1

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185) ◽

10.1109/vlsic.2001.934208 ◽

2002 ◽

Cited By ~ 2

Author(s):

H. Ito ◽

R. Konishi ◽

H. Nakada ◽

K. Oguri ◽

A. Nagoya ◽

...

Keyword(s):

Reconfigurable Logic ◽

Dynamically Reconfigurable

Download Full-text

Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays

Field-Programmable Logic and Applications - Lecture Notes in Computer Science ◽

10.1007/3-540-60294-1_134 ◽

1995 ◽

pp. 399-408 ◽

Cited By ~ 12

Author(s):

Maya Gokhale ◽

Aaron Marks

Keyword(s):

Parallel Programs ◽

Reconfigurable Logic ◽

Automatic Synthesis ◽

Dynamically Reconfigurable

Download Full-text

Nonvolatile FPGA Using 2T-1MTJ-Cell-Based Multi-Context Array for Power and Area Efficient Dynamically Reconfigurable Logic

10.7567/ssdm.2014.a-7-2 ◽

2014 ◽

Author(s):

D. Suzuki ◽

T. Hanyu

Keyword(s):

Reconfigurable Logic ◽

Dynamically Reconfigurable ◽

Area Efficient

Download Full-text

The Flexible Processor-dynamically reconfigurable logic array for personal-use emulation system

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408) ◽

10.1109/vlsic.2003.1221226 ◽

2004 ◽

Cited By ~ 2

Author(s):

T. Ohkawa ◽

T. Nozawa ◽

M. Fujibayashi ◽

N. Miyamoto ◽

K. Leo ◽

...

Keyword(s):

Reconfigurable Logic ◽

Dynamically Reconfigurable ◽

Personal Use ◽

Logic Array

Download Full-text

Nonvolatile field-programmable gate array using 2-transistor–1-MTJ-cell-based multi-context array for power and area efficient dynamically reconfigurable logic

Japanese Journal of Applied Physics ◽

10.7567/jjap.54.04de01 ◽

2015 ◽

Vol 54 (4S) ◽

pp. 04DE01 ◽

Cited By ~ 5

Author(s):

Daisuke Suzuki ◽

Takahiro Hanyu

Keyword(s):

Field Programmable Gate Array ◽

Reconfigurable Logic ◽

Dynamically Reconfigurable ◽

Field Programmable ◽

Gate Array ◽

Area Efficient

Download Full-text

Efficient metrics and high-level synthesis for dynamically reconfigurable logic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2004.827564 ◽

2004 ◽

Vol 12 (6) ◽

pp. 603-621 ◽

Cited By ~ 5

Author(s):

M. Meribout ◽

M. Motomura

Keyword(s):

High Level Synthesis ◽

Reconfigurable Logic ◽

Dynamically Reconfigurable ◽

High Level

Download Full-text

Design Method of Single-Flux-Quantum Logic Circuits Using Dynamically Reconfigurable Logic Gates

IEEE Transactions on Applied Superconductivity ◽

10.1109/tasc.2014.2387251 ◽

2015 ◽

Vol 25 (3) ◽

pp. 1-5 ◽

Cited By ~ 2

Author(s):

Shohei Nishimoto ◽

Yuki Yamanashi ◽

Nobuyuki Yoshikawa

Keyword(s):

Quantum Logic ◽

Design Method ◽

Logic Gates ◽

Logic Circuits ◽

Flux Quantum ◽

Reconfigurable Logic ◽

Dynamically Reconfigurable

Download Full-text

Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series

Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays - FPGA '02 ◽

10.1145/503048.503068 ◽

2002 ◽

Cited By ~ 4

Author(s):

Ian Robertson ◽

James Irvine ◽

Patrick Lysaght ◽

David Robinson

Keyword(s):

Timing Verification ◽

Reconfigurable Logic ◽

Dynamically Reconfigurable

Download Full-text