A Multi-channel Real Time Implementation of Dual Tree Complex Wavelet Transform in Field Programmable Gate Arrays

2016 ◽  
pp. 114-118 ◽  
Author(s):  
Ferhat Canbay ◽  
Vecdi Emre Levent ◽  
Gorkem Serbes ◽  
H. Fatih Ugurdag ◽  
Sezer Goren ◽  
...  
Keyword(s):  
Wavelet Transform ◽  
Real Time ◽  
Field Programmable Gate Arrays ◽  
Complex Wavelet Transform ◽  
Gate Arrays ◽  
Field Programmable ◽  
Programmable Gate Arrays ◽  
Complex Wavelet

MISS RATIO IMPROVEMENT FOR REAL-TIME APPLICATIONS USING FRAGMENTATION-AWARE PLACEMENT

2007 ◽  
Vol 16 (06) ◽  
pp. 997-1010
Author(s):  
AHMED A. ELFARAG ◽  
HATEM M. El-BOGHDADI ◽  
SAMIR I. SHAHEEN
Keyword(s):  
Real Time ◽  
Field Programmable Gate Arrays ◽  
Gate Arrays ◽  
Placement Method ◽  
Field Programmable ◽  
Programmable Gate Arrays ◽  
Bottom Left ◽  
Real Time Applications ◽  
Online Placement ◽  
Best Fit

Partially reconfigurable field-programmable gate arrays (FPGAs) allow parts of the chip to be configured at runtime where each part could hold an independent task. Online placement of these tasks result in area fragmentation leading to poor utilization of chip resources. In this paper, we propose a new metric for measuring area fragmentation. The new fragmentation metric gives an indication to the continuity of the occupied (or free) space and not the amount of occupied space. We show how this metric can be extended for multidimensional structures. We also show how this metric can be computed efficiently at runtime. Next, we use this measure during online placement of tasks on FPGAs, such that the chip fragmentation is reduced. Our results show improvement of chip utilization when using this fragmentation aware placement method over other placement methods with well-known bottom left, first fit, and best-fit placement strategies. In real-time environment, we achieve an improvement in miss ratio when using the fragmentation-aware placement over the bottom left placement strategy.

Sign in / Sign up

Export Citation Format

Share Document