Low-Power FIR Filter Design Using Hybrid Artificial Bee Colony Algorithm with Experimental Validation Over FPGA
2016 ◽
Vol 36
(1)
◽
pp. 156-180
◽
2016 ◽
Vol 55
◽
pp. 58-69
◽
Keyword(s):
2016 ◽
Vol 10
(6)
◽
pp. 671-678
◽
Keyword(s):
Keyword(s):
2019 ◽
Vol 32
(17)
◽
pp. 13323-13341
Keyword(s):
Keyword(s):
2015 ◽
Vol 3
(3)
◽
pp. 1209-1211